cwabbott0 / mali-isa-docsLinks
A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.
☆37Updated 7 years ago
Alternatives and similar repositories for mali-isa-docs
Users that are interested in mali-isa-docs are comparing it to the libraries listed below
Sorting:
- Everything we learnt from hacking Arm Mali GPUs.☆197Updated 11 months ago
- GPUReplay, ASPLOS 2022☆41Updated 3 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 3 years ago
- 不炼金丹不坐禅, 不为商贾不耕田。 闲来写就青山卖, 不使人间造孽钱。☆37Updated 6 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated 5 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 3 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆241Updated 2 years ago
- ☆20Updated 2 years ago
- Intel Open Source Graphics Programmer Reference Manual (PRM)☆40Updated last year
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆22Updated 7 years ago
- ☆110Updated 4 years ago
- Tool for messing around with Apple GPU assembly☆25Updated 4 years ago
- Documentation of the RISC-V C API☆77Updated last week
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆130Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- Instruction latency & throughput profiler for AArch64☆39Updated 3 weeks ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- ROB size testing utility☆157Updated 3 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- ☆33Updated last year
- Develop toolchain based on llvm to for Cpu0 processor☆49Updated last week
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆104Updated 3 years ago
- An LLVM backend for my custom 32-bit RISC CPU https://scholarworks.rit.edu/theses/9550/☆13Updated 8 years ago
- CV32E40X Design-Verification environment☆13Updated last year
- RISC-V GPGPU☆34Updated 5 years ago
- ☆49Updated 3 weeks ago
- Microbenchmarking experiments on Zen 2 machines☆20Updated 3 years ago
- RISC-V user-mode emulator that runs DooM☆54Updated 6 years ago
- Creating a custom PCI device in QEMU and a module for it in the Linux kernel.☆97Updated 11 years ago