cwabbott0 / mali-isa-docsLinks
A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.
☆37Updated 7 years ago
Alternatives and similar repositories for mali-isa-docs
Users that are interested in mali-isa-docs are comparing it to the libraries listed below
Sorting:
- Everything we learnt from hacking Arm Mali GPUs.☆199Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 4 years ago
- 不炼金丹不坐禅, 不为商贾不耕田。 闲来写就青山卖, 不使人间造孽钱。☆37Updated 6 years ago
- GPUReplay, ASPLOS 2022☆41Updated 3 years ago
- ☆20Updated 3 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆245Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated last week
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆22Updated 7 years ago
- ROB size testing utility☆158Updated 3 years ago
- ☆48Updated 2 months ago
- Develop toolchain based on llvm to for Cpu0 processor☆49Updated 3 weeks ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated last month
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆24Updated 3 months ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆45Updated last month
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- Instruction latency & throughput profiler for AArch64☆39Updated 2 months ago
- The Captive Hypervisor☆44Updated 2 years ago
- ☆18Updated last year
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- AMD Research Instruction Based Sampling Toolkit☆91Updated 4 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- Decompiler of LLVM bitcode to C☆87Updated last year
- ☆54Updated 5 years ago
- Microbenchmarking experiments on Zen 2 machines☆20Updated 3 years ago
- ☆110Updated 4 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆104Updated 3 years ago
- ☆40Updated 3 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆141Updated 4 years ago