cwabbott0 / mali-isa-docs
A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.
☆37Updated 7 years ago
Alternatives and similar repositories for mali-isa-docs:
Users that are interested in mali-isa-docs are comparing it to the libraries listed below
- GPUReplay, ASPLOS 2022☆34Updated 3 years ago
- Everything we learnt from hacking Arm Mali GPUs.☆169Updated 5 months ago
- 不炼金丹不坐禅, 不为商贾不耕田。 闲来写就青山卖, 不使人间造孽钱。☆35Updated 5 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆37Updated 3 years ago
- The Captive Hypervisor☆43Updated 2 years ago
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆21Updated 7 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 3 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- Decompiler of LLVM bitcode to C☆85Updated last year
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆98Updated 2 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆15Updated last year
- Instruction latency & throughput profiler for AArch64☆33Updated last year
- ☆37Updated 3 months ago
- Develop toolchain based on llvm to for Cpu0 processor☆45Updated last year
- A Rocket-Chip with a Dynamically Randomized LLC☆12Updated 6 months ago
- ☆73Updated last week
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 8 years ago
- An implementation of the GDB Remote Serial Protocol to help you adding debug mode on emulator☆64Updated last month
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆16Updated 8 months ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆128Updated 4 years ago
- ROB size testing utility☆144Updated 3 years ago
- ☆13Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆86Updated last month
- An LLVM backend for my custom 32-bit RISC CPU https://scholarworks.rit.edu/theses/9550/☆13Updated 7 years ago
- ☆32Updated 4 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆103Updated 2 years ago
- ☆42Updated last month
- notes about glibc, ld-so and more.☆39Updated 4 years ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆14Updated last year