cwabbott0 / mali-isa-docsLinks
A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.
☆37Updated 7 years ago
Alternatives and similar repositories for mali-isa-docs
Users that are interested in mali-isa-docs are comparing it to the libraries listed below
Sorting:
- GPUReplay, ASPLOS 2022☆37Updated 3 years ago
- Everything we learnt from hacking Arm Mali GPUs.☆189Updated 9 months ago
- 不炼金丹不坐禅, 不为商贾不耕田。 闲来写就青山卖, 不使人间造孽钱。☆36Updated 5 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆22Updated 7 years ago
- ☆19Updated 2 years ago
- The Captive Hypervisor☆43Updated 2 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆17Updated last year
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆88Updated 3 weeks ago
- A library for PCIe Transaction Layer☆58Updated 3 years ago
- ROB size testing utility☆155Updated 3 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 2 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆242Updated 2 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆104Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 9 months ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 8 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆46Updated last month
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆14Updated 3 months ago
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆34Updated last year
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆129Updated 4 years ago
- Intel Open Source Graphics Programmer Reference Manual (PRM)☆39Updated last year
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Updated 5 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆61Updated 11 months ago
- RISC-V user-mode emulator that runs DooM☆53Updated 6 years ago
- AMD Research Instruction Based Sampling Toolkit☆87Updated 4 years ago
- ☆16Updated 11 months ago
- Decompiler of LLVM bitcode to C☆87Updated last year