JOP is a Java processor for real-time systems
☆131May 28, 2014Updated 12 years ago
Alternatives and similar repositories for jop
Users that are interested in jop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Phratch is based on Scratch with more features☆21Mar 20, 2019Updated 7 years ago
- Small footprint and configurable video cores (Deprecated)☆75Sep 15, 2021Updated 5 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- Heritage of Sun Microsystems☆11Feb 11, 2021Updated 5 years ago
- Instrumented Java Optimized processor☆35Jun 14, 2013Updated 13 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 5 months ago
- courses to learn VHDL☆16Mar 14, 2022Updated 4 years ago
- Clone of NestedVM repository☆15Mar 31, 2017Updated 9 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- A Lisp interpreter that displays the contents of the Lisp workspace on an OLED display☆16Aug 14, 2019Updated 7 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter☆18Dec 31, 2020Updated 5 years ago
- A controller for the WorldSemi WS2812B RGB LEDs written in plain VHDL.☆14Nov 5, 2016Updated 9 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 9 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆30Sep 30, 2025Updated 11 months ago
- Low Level Java Virtual Machine☆504Aug 15, 2018Updated 8 years ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 5 years ago
- Various Apple II related projects. Right now this includes an image converter and simple video (animated gif) encoder/decoder. NOTE: This…☆20Sep 17, 2014Updated 12 years ago
- ☆17Jan 7, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆22Oct 22, 2016Updated 9 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Java backend/toolchain for WebAssembly☆16Nov 16, 2022Updated 3 years ago
- Updated NestedVM toolchain for compiling C/C++ applications to run on the JVM☆36Aug 15, 2023Updated 3 years ago
- Convert Java bytecode to firm IR☆18Feb 20, 2017Updated 9 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆44Mar 14, 2015Updated 11 years ago
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Dec 11, 2023Updated 2 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆56Jul 25, 2024Updated 2 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆39Mar 31, 2015Updated 11 years ago
- Prolog Reverse Proxy☆20Feb 24, 2018Updated 8 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- The Zylin ZPU☆253Apr 21, 2015Updated 11 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆16Sep 10, 2026Updated last week
- Forth CPU J1 in SystemVerilog☆20Apr 29, 2017Updated 9 years ago