jop-devel / jop
JOP is a Java processor for real-time systems
☆122Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for jop
- Moxie-compatible core repository☆45Updated 11 months ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 4 years ago
- LIB:Library for interacting with an FPGA over USB☆82Updated 3 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆68Updated 8 years ago
- MicroPython port to litex FPGA platforms☆40Updated 4 years ago
- public domain tools for FPGAs☆326Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- A reimplementation of a tiny stack CPU☆80Updated 11 months ago
- ☆42Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆114Updated 8 years ago
- Core description files for FuseSoC☆123Updated 4 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆121Updated 8 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- MRSIC32 ISA documentation and development☆89Updated last year
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆103Updated 5 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- ☆50Updated 7 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- Documenting the Lattice ECP5 bit-stream format.☆51Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 2 years ago
- A small JAVA VM for microcontrollers☆29Updated 4 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- ☆63Updated 5 years ago
- The Easy 8-bit Processor☆182Updated 10 years ago
- The Zylin ZPU☆239Updated 9 years ago
- A 6800 CPU written in nMigen☆47Updated 3 years ago