jop-devel / jopLinks
JOP is a Java processor for real-time systems
☆126Updated 11 years ago
Alternatives and similar repositories for jop
Users that are interested in jop are comparing it to the libraries listed below
Sorting:
- Moxie-compatible core repository☆47Updated last month
- MRSIC32 ISA documentation and development☆90Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- A small JAVA VM for microcontrollers☆32Updated 5 years ago
- ☆53Updated 8 years ago
- Instrumented Java Optimized processor☆33Updated 12 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 9 months ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 3 months ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- The Zylin ZPU☆245Updated 10 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Updated 8 years ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆166Updated 7 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- The J1 CPU☆171Updated 4 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago