jlebar / git-pr-chain

Related projects ⓘ

Alternatives and complementary repositories for git-pr-chain

• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆24Updated this week
• Lightelligence / rules_verilog
  Bazel build rules for compiling Verilog
  ☆21Updated 8 months ago
• nimit-singhania / loopy
  A system for programming formally-verified loop transformations.
  ☆16Updated 5 years ago
• David-Durst / embeddedHaskellAetherling
  ☆25Updated 2 years ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆17Updated last month
• polygonhell / Clash6502
  On going experiments with Clash
  ☆22Updated 9 years ago
• vegaluisjose / reticle
  ☆41Updated 3 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆56Updated 9 months ago
• rickwebiii / bazel_fpga_rules
  Rules for performing tasks related to FPGA development in Bazel.
  ☆11Updated 3 years ago
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 8 years ago
• rewire-hardware / ReWire
  A Haskell to HDL (Verilog/VHDL) Compiler
  ☆24Updated 9 months ago
• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated 7 months ago
• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆32Updated last month
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆73Updated this week
• openxla / shardy
  MLIR-based partitioning system
  ☆36Updated this week
• tenstorrent / luwen
  Tenstorrent system interface library
  ☆14Updated this week
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆28Updated 3 years ago
• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 9 years ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆97Updated 4 years ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆71Updated 5 months ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆13Updated 3 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆45Updated 3 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆116Updated this week
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆44Updated last month
• blarney-lang / blarney
  Haskell library for hardware description
  ☆98Updated last month
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆34Updated 5 months ago
• clash-lang / clash-protocols
  a battery-included library for dataflow protocols
  ☆19Updated this week
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆119Updated 10 years ago