rewire-hardware / ReWire
A Haskell to HDL (Verilog/VHDL) Compiler
☆24Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for ReWire
- Galois RISC-V ISA Formal Tools☆56Updated 10 months ago
- A special-purpose processor for pure, non-strict functional languages☆21Updated 3 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated 2 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- Haskell library for hardware description☆98Updated last month
- Verilog development and verification project for HOL4☆24Updated 2 weeks ago
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 5 months ago
- A formal semantics of the RISC-V ISA in Haskell☆155Updated last year
- Kami based processor implementations and specifications☆22Updated 4 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- Generate interface between Clash and Verilator☆22Updated 7 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago
- 32-bit RISC-V Emulator☆23Updated 5 years ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 2 years ago
- ☆14Updated 10 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- Kansas Lava☆47Updated 5 years ago
- ☆21Updated 9 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- A core language for rule-based hardware design 🦑☆140Updated last month
- RISC-V Specification in Coq☆109Updated 3 months ago
- ☆17Updated this week
- A Verilog parser for Haskell.☆33Updated 3 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆71Updated last month
- Memory consistency modelling using Alloy☆28Updated 3 years ago
- A language built atop the Sparse Synchronous Model☆18Updated 11 months ago
- Verification-condition-generation-based verifier for the Viper intermediate verification language.☆30Updated last week
- Reticle evaluation (PLDI 2021)☆13Updated 3 years ago