Alternatives and similar repositories for bazel_fpga_rules

Users that are interested in bazel_fpga_rules are comparing it to the libraries listed below

• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated last year
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆20Updated 3 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• Lightelligence / rules_verilog
  Bazel build rules for compiling Verilog
  ☆21Updated last year
• benpye / nix-fpga-tools
  ☆27Updated 3 years ago
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆149Updated this week
• pepijndevos / rust-litex-hal
  A Rust embedded HAL crate for LiteX cores
  ☆31Updated 3 weeks ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆50Updated 6 years ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆56Updated 7 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆53Updated last year
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆92Updated last week
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated last year
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆15Updated 4 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated 3 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 5 months ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated 3 months ago
• christiaanb / contranomy
  ☆30Updated 4 years ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 9 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆102Updated this week
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆102Updated last year
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 months ago
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 9 years ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆28Updated 3 weeks ago