rickwebiii / bazel_fpga_rules
Rules for performing tasks related to FPGA development in Bazel.
☆11Updated 3 years ago
Alternatives and similar repositories for bazel_fpga_rules:
Users that are interested in bazel_fpga_rules are comparing it to the libraries listed below
- Bazel build rules for Verilator☆24Updated last year
- Bazel rules for Xilinx Vivado☆19Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Bazel build rules for compiling Verilog☆21Updated last year
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆129Updated 2 weeks ago
- A collection of common Bluespec interfaces/modules.☆98Updated last year
- Generate interface between Clash and Verilator☆22Updated last year
- A Rust embedded HAL crate for LiteX cores☆29Updated 3 weeks ago
- Verilator Porcelain☆48Updated last year
- Kansas Lava☆47Updated 5 years ago
- ☆19Updated this week
- A Clash playground/starter kit, using Nix☆35Updated 6 years ago
- Haskell library for hardware description☆102Updated 5 months ago
- ☆23Updated 3 years ago
- The LLHD reference simulator.☆37Updated 4 years ago
- Do not taunt happy fun ball☆63Updated last year
- Bazel/Build Analysis and Navigation Tool☆18Updated 2 weeks ago
- nix to bazel-re proxy☆20Updated 6 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- An HDL embedded in Rust.☆197Updated last year
- End-to-end synthesis and P&R toolchain☆81Updated 3 weeks ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated this week
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆42Updated 3 weeks ago
- ☆29Updated 4 years ago
- A new Hardware Design Language that keeps you in the driver's seat☆78Updated this week
- ☆30Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- Register Access Layer for i.MX RT Microcontrollers☆14Updated 3 months ago
- Deducing Tock execution flows from Ibex Verilator traces☆70Updated 2 years ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago