Alternatives and similar repositories for bazel_fpga_rules

Users that are interested in bazel_fpga_rules are comparing it to the libraries listed below

• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated last year
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆20Updated 3 years ago
• benpye / nix-fpga-tools
  ☆26Updated 3 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated last year
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• thoughtpolice / clash-playground
  A Clash playground/starter kit, using Nix
  ☆36Updated 6 years ago
• christiaanb / contranomy
  ☆30Updated 4 years ago
• charlottia / hdx
  HDL development environment on Nix.
  ☆26Updated 11 months ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆49Updated 6 years ago
• tweag / remote-execution-nix
  nix to bazel-re proxy
  ☆22Updated last year
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated last month
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated last year
• clash-lang / clash-protocols
  a battery-included library for dataflow protocols
  ☆22Updated last week
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 9 years ago
• bittide / bittide-hardware
  ☆22Updated this week
• Lightelligence / rules_verilog
  Bazel build rules for compiling Verilog
  ☆21Updated last year
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆138Updated last week
• pepijndevos / rust-litex-hal
  A Rust embedded HAL crate for LiteX cores
  ☆31Updated this week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆102Updated last year
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆53Updated last year
• braibant / Synthesis
  ☆21Updated 10 years ago
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆15Updated 4 years ago
• thoughtpolice / buck2-nix
  Do not taunt happy fun ball
  ☆71Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated last month
• lukaslaobeyer / nix-fpgapkgs
  Nix channel with FPGA development tools
  ☆13Updated 4 years ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆200Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆263Updated 3 months ago