Alternatives and similar repositories for luwen:

Users that are interested in luwen are comparing it to the libraries listed below

• tenstorrent / tt-firmware
  Tenstorrent Firmware repository
  ☆12Updated last week
• tenstorrent / tt-smi
  Tenstorrent console based hardware information program
  ☆37Updated this week
• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆41Updated this week
• tenstorrent / tt-buda-demos
  Repository of model demos using TT-Buda
  ☆63Updated 2 weeks ago
• tenstorrent / tt-umd
  User-Mode Driver for Tenstorrent hardware
  ☆20Updated this week
• tenstorrent / tensix-isa-simulator
  ☆27Updated last month
• tenstorrent / tt-budabackend
  Buda Compiler Backend for Tenstorrent devices
  ☆28Updated 2 weeks ago
• riscv-non-isa / riscv-semihosting
  ☆28Updated 2 months ago
• tenstorrent / tt-flash
  Tenstorrent Firmware Update Utility
  ☆13Updated last month
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆119Updated this week
• tenstorrent / tt-forge
  Tenstorrent's MLIR Based Compiler. We aim to enable developers to run AI on all configurations of Tenstorrent hardware, through an open-s…
  ☆39Updated this week
• moritztng / grayskull-attention
  Attention in SRAM on Tenstorrent Grayskull
  ☆33Updated 9 months ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆36Updated this week
• Qazalin / remu
  RDNA3 emulator
  ☆54Updated this week
• multifacet / 0sim-workspace
  Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.
  ☆21Updated 4 years ago
• stellaraccident / mlir-py-release
  ☆11Updated 3 years ago
• ROCm / TransferBench
  TransferBench is a utility capable of benchmarking simultaneous copies between user-specified devices (CPUs/GPUs)
  ☆39Updated last week
• tenstorrent / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆11Updated 3 months ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated last month
• nod-ai / PI
  A lightweight MLIR Python frontend with support for PyTorch
  ☆23Updated 7 months ago
• riscv / riscv-bfloat16
  ☆34Updated 9 months ago
• ROCm / rocm_bandwidth_test
  Bandwidth test for ROCm
  ☆54Updated last week
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆32Updated last month
• WebAssembly / wasi-parallel
  wasi-parallel is a proposal to add a parallel for construct to WASI.
  ☆23Updated 2 years ago
• ROCm / hipRAND
  Random number library that generate pseudo-random and quasi-random numbers.
  ☆26Updated last week
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆47Updated last month
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated last month
• tenstorrent / tt-xla
  Repo for AI Compiler team. The intended purpose of this repo is for implementation of a PJRT device.
  ☆14Updated this week
• litz-lab / scarab-infra
  A set of tools that automate the execution of scarab simulations
  ☆11Updated this week
• google / rust-p9
  ☆38Updated 3 months ago