Alternatives and similar repositories for luwen

Users that are interested in luwen are comparing it to the libraries listed below

• tenstorrent / tt-smi
  Tenstorrent console based hardware information program
  ☆37Updated this week
• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆43Updated this week
• tenstorrent / tt-firmware
  Tenstorrent Firmware repository
  ☆13Updated last week
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆122Updated this week
• tenstorrent / tt-budabackend
  Buda Compiler Backend for Tenstorrent devices
  ☆28Updated last month
• tenstorrent / tt-umd
  User-Mode Driver for Tenstorrent hardware
  ☆20Updated this week
• riscv-non-isa / riscv-semihosting
  ☆30Updated this week
• tenstorrent / tensix-isa-simulator
  ☆29Updated last month
• tenstorrent / tt-buda-demos
  Repository of model demos using TT-Buda
  ☆63Updated last month
• tenstorrent / tt-flash
  Tenstorrent Firmware Update Utility
  ☆13Updated this week
• Qazalin / remu
  RDNA3 emulator
  ☆54Updated 3 weeks ago
• riscv / riscv-bfloat16
  ☆35Updated 10 months ago
• tenstorrent / tt-forge-fe
  The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…
  ☆42Updated this week
• tenstorrent / tt-xla
  Repo for AI Compiler team. The intended purpose of this repo is for implementation of a PJRT device.
  ☆16Updated this week
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆36Updated this week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆162Updated 4 months ago
• riscv / virtual-memory
  ☆36Updated 3 years ago
• gvilums / ptoxide
  Virtual machine for executing CUDA PTX without a GPU
  ☆33Updated last year
• P3109 / Public
  materials available to the public
  ☆25Updated 5 months ago
• cucapra / filament
  Fearless hardware design
  ☆176Updated 2 weeks ago
• openhwgroup / corev-llvm-project
  ☆13Updated 9 months ago
• tenstorrent / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆11Updated 4 months ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆43Updated last month
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆33Updated last month
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆77Updated last month
• antmicro / verilator-old-archived
  ☆22Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last month
• google / mpact-sim
  ☆28Updated last month
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 11 months ago
• riscv-software-src / riscof
  ☆78Updated last month