tenstorrent / luwen

Related projects: ⓘ

• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆30Updated 2 weeks ago
• tenstorrent / tt-smi
  Tenstorrent console based hardware information program
  ☆20Updated this week
• riscv-non-isa / riscv-semihosting
  ☆27Updated last month
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆52Updated this week
• tenstorrent / tt-flash
  Tenstorrent Firmware Update Utility
  ☆10Updated 3 weeks ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 2 months ago
• tenstorrent / tt-budabackend
  Buda Compiler Backend for Tenstorrent devices
  ☆20Updated last week
• riscv / riscv-bfloat16
  ☆27Updated 2 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆32Updated 2 weeks ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆15Updated 3 months ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆15Updated 6 months ago
• riscv / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 6 months ago
• riscv / virtual-memory
  ☆34Updated 3 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆26Updated last month
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆27Updated last week
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆38Updated last month
• sifive / trace-decoder
  ☆19Updated this week
• tenstorrent / rv-core-dv-kit
  ☆24Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated this week
• tenstorrent / tt-buda-demos
  Repository of model demos using TT-Buda
  ☆54Updated this week
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆99Updated this week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆55Updated this week
• GoogleCloudPlatform / eda-examples
  Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.
  ☆22Updated 4 months ago
• openhwgroup / corev-llvm-project
  ☆11Updated last month
• riscv / riscv-aia
  ☆72Updated 3 weeks ago
• tenstorrent / tt-tvm
  TVM for Tenstorrent ASICs
  ☆18Updated this week
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆15Updated this week
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆36Updated 8 months ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆20Updated last month