sinara-hw / sinara
Sayma AMC/RTM issue tracker
☆42Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for sinara
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆36Updated 2 years ago
- Kasli is a powerful FPGA carrier, capable of controlling 12 Eurocard extension modules.☆18Updated 2 years ago
- N-dimensional scans for ARTIQ☆19Updated this week
- 2-channel microcontroller servo with EEM and Ethernet based on STM32 CPU☆21Updated last year
- NIST digital servo: an FPGA based fast digital feedback controller☆68Updated 7 years ago
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆14Updated 2 weeks ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Small footprint and configurable embedded FPGA logic analyzer☆170Updated last month
- Board and connector definition files for nMigen☆29Updated 4 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆48Updated 5 years ago
- Modular 8-channel RF power amplifier☆15Updated 3 weeks ago
- Quad channel 1GS/s RF generator card with dual IQ upconverter and dual 5MS/s ADC and FPGA in EEM form factor☆13Updated 2 years ago
- migen + misoc + redpitaya = digital servo☆36Updated 5 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago
- SDK for FPGA / Linux Instruments☆101Updated 2 weeks ago
- Meta-Project for Sinara: Wiki, inter-board design, incubator for new projects☆51Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Ultimate ECP5 development board☆102Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆83Updated 2 weeks ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆56Updated last year
- An open-source, cross-platform transmission line simulation tool.☆57Updated 2 months ago
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- Wishbone controlled I2C controllers☆44Updated last week
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- A wishbone controlled scope for FPGA's☆73Updated 10 months ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago