intel / intel-xpu-backend-for-tritonLinks
OpenAI Triton backend for Intel® GPUs
☆196Updated this week
Alternatives and similar repositories for intel-xpu-backend-for-triton
Users that are interested in intel-xpu-backend-for-triton are comparing it to the libraries listed below
Sorting:
- Shared Middle-Layer for Triton Compilation☆260Updated this week
- Composable Kernel: Performance Portable Programming Model for Machine Learning Tensor Operators☆444Updated this week
- Development repository for the Triton language and compiler☆126Updated this week
- ☆62Updated 7 months ago
- ☆148Updated this week
- Assembler for NVIDIA Volta and Turing GPUs☆226Updated 3 years ago
- An experimental CPU backend for Triton☆138Updated 2 months ago
- MatMul Performance Benchmarks for a Single CPU Core comparing both hand engineered and codegen kernels.☆134Updated last year
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆138Updated this week
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆247Updated this week
- Unified compiler/runtime for interfacing with PyTorch Dynamo.☆101Updated 3 weeks ago
- AI Tensor Engine for ROCm☆243Updated this week
- IREE's PyTorch Frontend, based on Torch Dynamo.☆94Updated last week
- Ahead of Time (AOT) Triton Math Library☆74Updated last week
- collection of benchmarks to measure basic GPU capabilities☆398Updated 5 months ago
- A Fusion Code Generator for NVIDIA GPUs (commonly known as "nvFuser")☆345Updated this week
- A CUTLASS implementation using SYCL☆32Updated 2 weeks ago
- oneCCL Bindings for Pytorch*☆99Updated 3 weeks ago
- An extension library of WMMA API (Tensor Core API)☆99Updated last year
- Experimental projects related to TensorRT☆108Updated this week
- ☆106Updated last year
- Intel® Extension for DeepSpeed* is an extension to DeepSpeed that brings feature support with SYCL kernels on Intel GPU(XPU) device. Note…☆61Updated last month
- ☆127Updated 2 months ago
- ☆420Updated this week
- A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators☆110Updated 2 months ago
- MLIR-based partitioning system☆114Updated this week
- ☆196Updated 2 years ago
- Dissecting NVIDIA GPU Architecture☆103Updated 3 years ago
- A home for the final text of all TVM RFCs.☆105Updated 10 months ago
- An unofficial cuda assembler, for all generations of SASS, hopefully :)☆523Updated 2 years ago