inaccel / logisticregressionLinks
Logistic regression FPGA core
☆19Updated 4 years ago
Alternatives and similar repositories for logisticregression
Users that are interested in logisticregression are comparing it to the libraries listed below
Sorting:
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Updated 5 years ago
- RISC-V System on Chip Builder☆12Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Open Source AES☆31Updated 2 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆19Updated last year
- ☆33Updated 3 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆24Updated last month
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 9 months ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Updated 12 years ago
- ☆11Updated last year
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- Convert C files into Verilog☆19Updated 6 years ago
- Framework Open EDA Gui☆73Updated last year
- PCIe analyzer experiments☆63Updated 5 years ago
- Decision Trees Inference☆14Updated 7 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- PicoRV☆43Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- ☆26Updated 5 years ago