Logistic regression FPGA core
☆19Apr 7, 2021Updated 5 years ago
Alternatives and similar repositories for logisticregression
Users that are interested in logisticregression are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- F^3 is Python-based framework for valuing forward looking financial products on Heterogeneous Parallel Computing Platforms☆13Jan 5, 2016Updated 10 years ago
- Tools for Stochastic Simulation using diffusion models (R).☆13May 16, 2026Updated 3 weeks ago
- Shell Scripts to help you build your own VPN between PC/laptop and server. All necessary PKI ,certs,config files will be generated automa…☆10Jan 21, 2024Updated 2 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Machine Learning and Reinforcement Learning in Finance New York University Tandon School of Engineering☆13Nov 8, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13May 14, 2026Updated 3 weeks ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- EBAZ4205 Board FPGA project☆15May 14, 2026Updated 3 weeks ago
- Dense optical flow toolbox (from C.Liu)☆19Jun 14, 2012Updated 13 years ago
- GitHub Action to keep a 'tip' pre-release always up-to-date☆20Dec 18, 2021Updated 4 years ago
- Scalable, Portable and Distributed Gradient Boosting☆28Sep 13, 2023Updated 2 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆19Jul 9, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- ☆12Aug 11, 2019Updated 6 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- ☆21Jan 21, 2026Updated 4 months ago
- Automated filament inking for creating colored filament for multi-color 3D printing.☆11Nov 11, 2022Updated 3 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆18Nov 12, 2024Updated last year
- roll pitch yaw to omega phi kappa☆10Dec 13, 2019Updated 6 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12May 12, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15May 29, 2020Updated 6 years ago
- STM32 Hiperface Encoder circuit and software☆11Nov 14, 2023Updated 2 years ago
- An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming☆19Sep 25, 2024Updated last year
- A fast alternative to the standard C/C++ pow() function. With adjustable accuracy-space tradeoff.☆14Jul 12, 2013Updated 12 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- MQTTtimer is based mqtt protocol sync timer☆12Feb 6, 2023Updated 3 years ago
- ☆11May 27, 2014Updated 12 years ago
- USB 2.0 PC↔FPGA link using FT2232H Sync-FIFO — full Verilog core☆38Apr 12, 2026Updated last month
- 3-axis Accelerometer☆14Aug 20, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Base PCB designs to get your electronics project started quicker☆12Aug 17, 2015Updated 10 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- ASCII art figures can be parsed and output as SVG, PNG, JPEG, PDF and more. This project provides a python package and a command line scr…☆21Jul 5, 2017Updated 8 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Jan 19, 2016Updated 10 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- The datasheets and documentation for the centimeter level RTK Torch GNSS receiver with built in tilt compensation.☆12Feb 24, 2025Updated last year