inaccel / logisticregressionLinks
Logistic regression FPGA core
☆19Updated 4 years ago
Alternatives and similar repositories for logisticregression
Users that are interested in logisticregression are comparing it to the libraries listed below
Sorting:
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Updated 5 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- RISC-V System on Chip Builder☆12Updated 5 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Open Source AES☆31Updated 4 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Gate-Level Simulation on a GPU☆10Updated 9 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- ☆19Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- VHDL for basic floating-point operations.☆31Updated 7 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Updated last year
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Updated last month
- Bitstream relocation and manipulation tool.☆51Updated 3 years ago
- ☆38Updated 7 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Updated last month
- Generic Logic Interfacing Project☆48Updated 5 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- IRSIM switch-level simulator for digital circuits☆35Updated 2 months ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Updated 6 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Updated last month