Logistic regression FPGA core
☆19Apr 7, 2021Updated 5 years ago
Alternatives and similar repositories for logisticregression
Users that are interested in logisticregression are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Shell Scripts to help you build your own VPN between PC/laptop and server. All necessary PKI ,certs,config files will be generated automa…☆10Jan 21, 2024Updated 2 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆13Jun 14, 2026Updated 2 weeks ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- EBAZ4205 Board FPGA project☆15May 14, 2026Updated last month
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 6 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- Dense optical flow toolbox (from C.Liu)☆19Jun 14, 2012Updated 14 years ago
- GitHub Action to keep a 'tip' pre-release always up-to-date☆20Dec 18, 2021Updated 4 years ago
- Scalable, Portable and Distributed Gradient Boosting☆28Sep 13, 2023Updated 2 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆20Jul 9, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆12Aug 11, 2019Updated 6 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- ☆21Jan 21, 2026Updated 5 months ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆19Nov 12, 2024Updated last year
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jun 23, 2026Updated last week
- Custom Command and Control (C3). A framework for rapid prototyping of custom C2 channels, while still providing integration with existing…☆11Oct 6, 2020Updated 5 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- STM32 Hiperface Encoder circuit and software☆11Nov 14, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming☆19Sep 25, 2024Updated last year
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- MQTTtimer is based mqtt protocol sync timer☆12Feb 6, 2023Updated 3 years ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- ☆11May 27, 2014Updated 12 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- USB 2.0 PC↔FPGA link using FT2232H Sync-FIFO — full Verilog core☆38Apr 12, 2026Updated 2 months ago
- 3-axis Accelerometer☆14Aug 20, 2018Updated 7 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- ASCII art figures can be parsed and output as SVG, PNG, JPEG, PDF and more. This project provides a python package and a command line scr…☆21Jul 5, 2017Updated 8 years ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- Bypass Akamai sensor-data for anti-bot detection.☆11Sep 14, 2019Updated 6 years ago
- SD card Bootloader for atmega processors☆27May 9, 2012Updated 14 years ago
- Hard Real-Time world-wide clock synchronization utilizing new better algorithms than PTP and NTP uses.☆15Jan 4, 2016Updated 10 years ago
- ☆10Dec 18, 2020Updated 5 years ago