Logistic regression FPGA core
☆19Apr 7, 2021Updated 5 years ago
Alternatives and similar repositories for logisticregression
Users that are interested in logisticregression are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- F^3 is Python-based framework for valuing forward looking financial products on Heterogeneous Parallel Computing Platforms☆13Jan 5, 2016Updated 10 years ago
- Shell Scripts to help you build your own VPN between PC/laptop and server. All necessary PKI ,certs,config files will be generated automa…☆10Jan 21, 2024Updated 2 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Machine Learning and Reinforcement Learning in Finance New York University Tandon School of Engineering☆13Nov 8, 2018Updated 7 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Feb 26, 2020Updated 6 years ago
- ☆13Jan 28, 2026Updated 3 months ago
- Compute the most likely permutation of a lattice given an LM☆10Jan 3, 2013Updated 13 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- A fork to fix CRC computation bugs in long-dead planetbeing/libdmg-hfsplus project, also added limited writing support.☆17Apr 11, 2012Updated 14 years ago
- OverMapped - inclusive Java remapping tool☆19Oct 1, 2013Updated 12 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- EBAZ4205 Board FPGA project☆14Oct 20, 2023Updated 2 years ago
- A 🐌 website created by a 🐌 person.☆13Feb 2, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Experiments with the Verse Calculus in miniKanren☆14Sep 17, 2023Updated 2 years ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 6 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- Dense optical flow toolbox (from C.Liu)☆18Jun 14, 2012Updated 13 years ago
- GitHub Action to keep a 'tip' pre-release always up-to-date☆20Dec 18, 2021Updated 4 years ago
- SSBU Select Screen in Vue.js☆10Feb 1, 2025Updated last year
- Scalable, Portable and Distributed Gradient Boosting☆28Sep 13, 2023Updated 2 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆19Jul 9, 2024Updated last year
- Cur dependently-typed language in miniKanren.☆17Jan 26, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- ☆12Aug 11, 2019Updated 6 years ago
- Relational implementation of the CESK machine☆21Jul 15, 2013Updated 12 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- This repos provides an MATLAB code implementation for the Statistical Approach to Texture Classification from Single Images paper by Varm…☆11Jan 30, 2018Updated 8 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- ☆21Jan 21, 2026Updated 3 months ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆23May 30, 2016Updated 9 years ago
- Automated filament inking for creating colored filament for multi-color 3D printing.☆11Nov 11, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆17Nov 12, 2024Updated last year
- roll pitch yaw to omega phi kappa☆10Dec 13, 2019Updated 6 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Apr 9, 2026Updated 3 weeks ago
- ☆15May 29, 2020Updated 5 years ago
- Custom Command and Control (C3). A framework for rapid prototyping of custom C2 channels, while still providing integration with existing…☆12Oct 6, 2020Updated 5 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- STM32 Hiperface Encoder circuit and software☆11Nov 14, 2023Updated 2 years ago