iDoka / mastering-fpgasic-book
Mastering FPGASIC Book
☆18Updated 3 years ago
Alternatives and similar repositories for mastering-fpgasic-book:
Users that are interested in mastering-fpgasic-book are comparing it to the libraries listed below
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆11Updated last year
- ☆11Updated last year
- Simple pin assignment generator for IC case☆17Updated 7 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆14Updated 10 months ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆30Updated 6 months ago
- ☆17Updated 3 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆19Updated last year
- ☆36Updated 3 years ago
- Small footprint and configurable JESD204B core☆40Updated last week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Contains source code for sin/cos table verification using UVM☆20Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆91Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated 10 months ago
- ☆23Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated 3 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Verilog (SystemVerilog) coding style☆40Updated 6 years ago
- Various JTAG boundary scan tools☆33Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Small footprint and configurable SPI core☆40Updated last week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆42Updated 3 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆24Updated 2 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- ☆17Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆41Updated 2 years ago
- ☆44Updated 2 years ago