Code for the Paper GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units
☆24May 22, 2026Updated 4 months ago
Alternatives and similar repositories for GENIAL
Users that are interested in GENIAL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuit…☆44Updated this week
- Digital logic benchmark suite☆88Sep 28, 2026Updated last week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- DNN Compiler for Heterogeneous SoCs☆79Aug 20, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆33Jan 7, 2025Updated last year
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 3 months ago
- A Python library for working with logic networks, synthesis, and optimization.☆88Updated this week
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Oct 2, 2026Updated last week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- A Circuit Design Frontend based on Python☆26Sep 20, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 2 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Sep 22, 2026Updated 2 weeks ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆19Updated this week
- IceZUM Alhambra: an Arduino/zum-like Open FPGA electronic board. Synthesize hardware easily, using only open source tools☆18Mar 15, 2016Updated 10 years ago
- A simple Python tool to create pinout overviews of ICs.☆41Feb 17, 2024Updated 2 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- ☆32Mar 24, 2025Updated last year
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The official repo of NeurIPS2025 Paper: High-Performance Arithmetic Circuit Optimization via Differentiable Architecture Search☆19Oct 19, 2025Updated 11 months ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆40Sep 27, 2026Updated 2 weeks ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆13Feb 7, 2021Updated 5 years ago
- ☆48Updated this week
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Oct 6, 2019Updated 7 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 5 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆22Feb 8, 2023Updated 3 years ago
- RISC-V Functional ISA Simulator☆20May 28, 2026Updated 4 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 5 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated 3 months ago
- Zephyr port to riscv architecture☆23Jul 13, 2017Updated 9 years ago