Code for the Paper GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units
☆25May 22, 2026Updated 5 months ago
Alternatives and similar repositories for GENIAL
Users that are interested in GENIAL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Sep 26, 2025Updated last year
- KVarN is a native vLLM KV-cache quantization backend for your agents: 3-5x more context, throughput above FP16, and FP16-level accuracy. …☆513Jun 22, 2026Updated 4 months ago
- RTLScout is a agentic RTL optimization framework☆67Updated this week
- Custom kernel collections using https://github.com/PTO-ISA/pto-isa☆23Updated this week
- Digital logic benchmark suite☆95Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- ☆33Jan 7, 2025Updated last year
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- DNN Compiler for Heterogeneous SoCs☆83Updated this week
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Ampere CentOS kernel☆18Jul 16, 2024Updated 2 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆90Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- tiny (<1 kB) snprintf()/sprintf() for embedded platforms☆15Aug 24, 2026Updated 2 months ago
- ☆20Jul 28, 2026Updated 3 months ago
- Read only mirror of SVN ChibiOS repository. Official forum http://forum.chibios.org Bugtracker http://sourceforge.net/projects/chibios☆18Sep 2, 2019Updated 7 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆11Jul 9, 2025Updated last year
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- ☆32Mar 24, 2025Updated last year
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆11Sep 23, 2023Updated 3 years ago
- IceZUM Alhambra: an Arduino/zum-like Open FPGA electronic board. Synthesize hardware easily, using only open source tools☆18Mar 15, 2016Updated 10 years ago
- An analytical model and map-space exploration tool for GEMMs on HW Accelerators based on spatial architectures☆10Oct 17, 2025Updated last year
- Useful, oft-repeated things for Python☆25Jan 6, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated last month
- ☆14Jun 29, 2026Updated 4 months ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- GPU CI/CD tool that tests CUDA kernels across multiple GPUs in parallel - Part of RightNow☆15Jan 25, 2026Updated 9 months ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago