Digital Component Design course project.
☆20Nov 7, 2018Updated 7 years ago
Alternatives and similar repositories for cpu-verilog
Users that are interested in cpu-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- Source for openrisc.io☆13Jun 29, 2025Updated 10 months ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated 8 months ago
- 五级流水线CPU设计☆15Jun 2, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- risc-v 单 周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- “集合与图论”课程学习与复习资料☆14Nov 11, 2024Updated last year
- 基于STC单片机的智能垃圾箱☆13Jul 29, 2021Updated 4 years ago
- A program that can losslessly compress and decompress files using Huffman Encoding☆14Dec 19, 2018Updated 7 years ago
- ☆89Apr 10, 2026Updated 3 weeks ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 3 years ago
- 单周期CPU设计与实现☆14Dec 30, 2022Updated 3 years ago
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆11Jan 18, 2024Updated 2 years ago
- （已完结）基于GLSL着色器实现的光线追踪器的详细构建教程，包含复杂模型读写显示与BVH树加速。☆17Apr 8, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 武汉大学计算机组成与设计课程单周期CPU处理器实现，使用RISC-V语言实现。☆11Mar 14, 2024Updated 2 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- a Computing In Memory emULATOR framework☆15May 19, 2024Updated last year
- Menampilkan Tombol termux Terbaru CTRL, ALT,ESC,TAb, UP, Down, END, Home, pada aplikasi termux android☆12Oct 16, 2020Updated 5 years ago
- ☆31May 28, 2024Updated last year
- OpenRISC Tutorials☆50Apr 3, 2026Updated last month
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆33Nov 22, 2024Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆162Jan 20, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆26Aug 28, 2024Updated last year
- 0902 Steam Console Client (c) Valve Corporation 0902 -- type 'quit' to exit -- 0902 Loading Steam API...OK. 0902 0903 Connecting anonymo…☆16Jan 15, 2021Updated 5 years ago
- Shared BASH Script Libraries https://shlibs.github.io/shlibs.bash/☆12Feb 22, 2022Updated 4 years ago
- developing clonning commands in termux for clonning☆13Mar 7, 2020Updated 6 years ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆33Aug 31, 2023Updated 2 years ago
- Development using Verilog programing language and Vivado IDE .☆14Dec 14, 2019Updated 6 years ago
- In this project a robot that can be operated by authorized person or operator is implemented. For this purpose we use a face re…☆12Jun 20, 2018Updated 7 years ago
- riscv指令集，单周期以及五级流水线CPU☆131Jan 6, 2025Updated last year
- Leverage the Intel® Distribution of OpenVINO™ Toolkit to fast-track development of high-performance computer vision and deep learning inf…☆10Jul 28, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆21Sep 5, 2018Updated 7 years ago
- 🌈 Solutions of LeetGPU☆84Apr 10, 2026Updated 3 weeks ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆36Apr 20, 2026Updated 2 weeks ago
- University of Tsukuba, CCS Theoretical Astrophysics Group Webpage☆10Apr 24, 2026Updated last week
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆39Jul 9, 2025Updated 9 months ago
- Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…☆10Sep 30, 2016Updated 9 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆31Nov 21, 2020Updated 5 years ago