Digital Component Design course project.
☆20Nov 7, 2018Updated 7 years ago
Alternatives and similar repositories for cpu-verilog
Users that are interested in cpu-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 6 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated 7 months ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆87Updated this week
- 基于STC单片机的智能垃圾箱☆13Jul 29, 2021Updated 4 years ago
- A program that can losslessly compress and decompress files using Huffman Encoding☆14Dec 19, 2018Updated 7 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 3 years ago
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆11Jan 18, 2024Updated 2 years ago
- 武汉大学计算机组成与设计课程单周期CPU处理器实现，使用RISC-V语言实现。☆10Mar 14, 2024Updated 2 years ago
- Menampilkan Tombol termux Terbaru CTRL, ALT,ESC,TAb, UP, Down, END, Home, pada aplikasi termux android☆12Oct 16, 2020Updated 5 years ago
- OpenRISC Tutorials☆49Apr 3, 2026Updated last week
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆162Jan 20, 2019Updated 7 years ago
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆32Nov 22, 2024Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆25Aug 28, 2024Updated last year
- 0902 Steam Console Client (c) Valve Corporation 0902 -- type 'quit' to exit -- 0902 Loading Steam API...OK. 0902 0903 Connecting anonymo…☆14Jan 15, 2021Updated 5 years ago
- developing clonning commands in termux for clonning☆13Mar 7, 2020Updated 6 years ago
- This project includes the whole training process.☆17Mar 2, 2021Updated 5 years ago
- Development using Verilog programing language and Vivado IDE .☆14Dec 14, 2019Updated 6 years ago
- In this project a robot that can be operated by authorized person or operator is implemented. For this purpose we use a face re…☆12Jun 20, 2018Updated 7 years ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆33Aug 31, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- riscv指令集，单周期以及五级流水线CPU☆128Jan 6, 2025Updated last year
- Leverage the Intel® Distribution of OpenVINO™ Toolkit to fast-track development of high-performance computer vision and deep learning inf…☆10Jul 28, 2020Updated 5 years ago
- Tools Installer From Indonesia security Lite☆10May 30, 2018Updated 7 years ago
- ☆21Sep 5, 2018Updated 7 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- An 8-bit CPU designed for education☆20Nov 7, 2014Updated 11 years ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆39Jul 9, 2025Updated 9 months ago
- Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…☆10Sep 30, 2016Updated 9 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Jun 24, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Bot Auto Checkout Flashsale Shopee Promo versi 2. Feature : Auto Login. Auto Checkout. Bahan untuk di Pc : Net framework 4.8 : https:/…☆17Dec 11, 2020Updated 5 years ago
- [MOVED] Android Oreo-compatible am command reimplementation☆14Aug 7, 2019Updated 6 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆40Dec 5, 2019Updated 6 years ago
- Measures the latency to communicate between CPU cores. Designed for AMD Zen CPUs.☆10Dec 20, 2019Updated 6 years ago
- An experimental CPU design☆15Feb 9, 2020Updated 6 years ago
- netcat 1.12☆13May 11, 2013Updated 12 years ago
- get apt fast mirror in command line☆14Jul 14, 2010Updated 15 years ago