☆16Apr 19, 2017Updated 9 years ago
Alternatives and similar repositories for snake-game-FPGA-Verilog
Users that are interested in snake-game-FPGA-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆12Mar 25, 2022Updated 4 years ago
- convolution codes simulation, decoder using the viterbi algorithm.☆11Oct 14, 2015Updated 10 years ago
- Google's TRex mini game in Verilog on Xilinx Nexys3 FPGA☆13Mar 27, 2020Updated 6 years ago
- Turbo code implementation with Matlab☆21Jun 13, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.☆19Dec 1, 2014Updated 11 years ago
- ☆14Nov 14, 2022Updated 3 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- Emulation of a 32-bit MIPS processor on Artix-7 FPGA using VHDL. The emulated MIPS processor is tested by executing RC5 encryption and de…☆18May 22, 2020Updated 6 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- 请用 Matlab 完成如下通信链路基带性能仿真代码：卷积码（2， 1， 3）生成多项式为(15,17）8调制方式 BPSK； ③信道 AWGN；④理想同步；⑤译码方法 Viterbi 算法；☆29May 14, 2019Updated 7 years ago
- Hardware Accelerators on FPGA for Computer Vision Applications☆15Dec 16, 2025Updated 7 months ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 3 years ago
- MicroPython on FPGA☆13Jul 11, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 基于小脚丫FPGA的电子琴，模拟钢琴音色，支持127个音符演奏，可通过转化MIDI文件实现自动播放☆16Aug 22, 2022Updated 3 years ago
- Greedy Snake game on Nexys 4 DDR with Verilog.☆31Jul 15, 2022Updated 4 years ago
- A libretro emulation core for the Mattel Intellivision designed to be compatible with joypads from the SNES era forward☆42Apr 20, 2026Updated 3 months ago
- OV7670 camera, ST7735 screen and others on ice40 ultraplus fpga (breakout board)☆16Jun 14, 2020Updated 6 years ago
- OK:iCE40Pro, based on iCE40up5k FPGA Core, is an Open Source Educational FPGA GamePad Console.☆15May 6, 2023Updated 3 years ago
- Initial version of CircuitGCL☆16Aug 19, 2025Updated 11 months ago
- ☆19Dec 28, 2021Updated 4 years ago
- website of sosconf 2019☆15Jan 3, 2023Updated 3 years ago
- A Python parser for hSpice output files and documentation of the hSpice output file format☆27Mar 25, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A san ui toolkit.☆13Jul 30, 2018Updated 7 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- 5g polar code☆53Jun 21, 2019Updated 7 years ago
- A simple floating point NLMS Adaptive Filter and an accompanying test routine implemented in Matlab and C.☆16Aug 11, 2017Updated 8 years ago
- matlab simulation for polar code☆44Jul 22, 2018Updated 8 years ago
- ☆15May 7, 2025Updated last year
- Pong game on an FPGA in Verilog.☆60Feb 8, 2012Updated 14 years ago
- 轻量级异步爬虫框架☆13Oct 10, 2019Updated 6 years ago
- 微信天气预报小程序实战开发 配套源码☆12Apr 22, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- EDA physical synthesis optimization kit☆68Nov 13, 2023Updated 2 years ago
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆16Nov 4, 2025Updated 8 months ago
- require() using a relative path from the root directory of the present module☆11Jan 15, 2014Updated 12 years ago
- 声纹识别☆32Dec 4, 2023Updated 2 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 4 years ago
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆25Aug 25, 2023Updated 2 years ago
- Training Deep Neural Networks via Direct Loss Minimization☆17Oct 24, 2021Updated 4 years ago