Alternatives and similar repositories for snake-game-FPGA-Verilog

Users that are interested in snake-game-FPGA-Verilog are comparing it to the libraries listed below

• xeniacjen / atpg
  An automatic test pattern generation (ATPG) and fault simulation system.
  ☆12Updated 6 years ago
• Devipriya1921 / vsdserializer_v1
  ☆15Updated last year
• shahsaumya00 / D-Algorithm-Combinational
  Combinational ATPG generator based on D-Algorithm
  ☆16Updated 5 years ago
• jerry-jho / pyriscv
  A RISCV Emulator written in Python
  ☆46Updated 2 years ago
• tsreaper / verilog-gobang-game-with-ai
  My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University
  ☆12Updated 8 years ago
• yutongshen / RISC-V-Emulator
  ☆32Updated 10 months ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆143Updated last month
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆35Updated 2 years ago
• RinHizakura / riscv-emulator
  A project for learning RISC-V architecture purpose
  ☆25Updated 2 years ago
• yutongshen / RISC-V_SoC
  ☆40Updated 2 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆91Updated 7 years ago
• amichai-bd / riscv-multi-core-lotr
  RISCV core RV32I/E.4 threads in a ring architecture
  ☆33Updated 2 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆89Updated 5 years ago
• freecores / ethmac
  Ethernet MAC 10/100 Mbps
  ☆83Updated 6 years ago
• corundum / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆21Updated 2 years ago
• levibyte / channel_router
  demo on simple channel router
  ☆13Updated 6 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆43Updated 11 years ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆176Updated 10 years ago
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆53Updated 6 years ago
• antonblanchard / microwatt-mpw1
  The 64 bit OpenPOWER Microwatt core, MPW1 tape out
  ☆16Updated 4 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆77Updated 7 months ago
• tsnlab / npu
  ☆23Updated last year
• abyszuk / fpga_pcie_driver
  Driver and libraries for FPGA PCIe firmware used by PERG team and available on OHWR.
  ☆28Updated 9 years ago
• martinriis / RISC-V-Vector-Processor
  256-bit vector processor based on the RISC-V vector (V) extension
  ☆31Updated 4 years ago
• riscv-software-src / riscv-config
  RISC-V Configuration Validator
  ☆80Updated 8 months ago
• albertxie / iverilog-tutorial
  Quickstart guide on Icarus Verilog.
  ☆42Updated 5 years ago
• zhouqinghua / zqh_riscv
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆39Updated 4 years ago
• nxbyte / ARM-LEGv8
  Verilog Implementation of an ARM LEGv8 CPU
  ☆112Updated 7 years ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆39Updated last year
• Cosmos-OpenSSD / Cosmos-OpenSSD
  ☆46Updated 8 years ago