efabless / nix-edaLinks
Nix derivations for EDA tools
☆11Updated 8 months ago
Alternatives and similar repositories for nix-eda
Users that are interested in nix-eda are comparing it to the libraries listed below
Sorting:
- Open-source PDK version manager☆26Updated 2 weeks ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Circuit Automatic Characterization Engine☆50Updated 8 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 3 months ago
- Characterizer☆30Updated 2 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆29Updated 11 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆74Updated 6 months ago
- ☆83Updated 9 months ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆12Updated last year
- ☆106Updated 2 weeks ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated last week
- KLayout technology files for Skywater SKY130☆42Updated 2 years ago
- ☆84Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 7 months ago
- ☆32Updated 9 months ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated 2 months ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 5 months ago
- An automatic clock gating utility☆50Updated 6 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆25Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆77Updated last week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆29Updated last month
- ☆57Updated 6 months ago
- Making cocotb testbenches that bit easier☆36Updated 3 weeks ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆66Updated 3 weeks ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago