Alternatives and similar repositories for bbl-ucore

Users that are interested in bbl-ucore are comparing it to the libraries listed below

• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆29Updated last month
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆57Updated last year
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆143Updated 4 years ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆25Updated 2 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆203Updated 5 years ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated last year
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• riscvarchive / riscv-tee
  ☆38Updated 3 years ago
• jiegec / kb
  My knowledge base
  ☆65Updated 2 weeks ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated 2 years ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• oscomp / proj4-xv6-rust
  用Rust语言重新设计与实现xv6
  ☆35Updated 3 years ago
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆107Updated 6 years ago
• rcore-os / zCore-Tutorial
  [WIP] Tutorial for zCore kernel.
  ☆58Updated 4 years ago
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆104Updated 3 years ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• oscomp / proj2-os-kernels-by-history
  OS教学实验：用Rust&C实现各种历史上的经典OS Kernels的实例
  ☆46Updated 3 years ago
• chyyuu / thoughts
  ☆42Updated last year
• MashPlant / lalr1
  An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.
  ☆48Updated 3 years ago
• luojia65 / DailySchedule
  ☆23Updated 3 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 3 years ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Updated last year
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 7 years ago