Alternatives and similar repositories for bbl-ucore

Users that are interested in bbl-ucore are comparing it to the libraries listed below

• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆55Updated last year
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆31Updated 3 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• SKTT1Ryze / xv6-k210
  Porting xv6-riscv on k210
  ☆19Updated 4 years ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated last year
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆105Updated 2 years ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated last year
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆52Updated 7 years ago
• MashPlant / lalr1
  An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.
  ☆48Updated 3 years ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆48Updated 5 years ago
• oscomp / proj2-os-kernels-by-history
  OS教学实验：用Rust&C实现各种历史上的经典OS Kernels的实例
  ☆46Updated 3 years ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆25Updated 2 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆40Updated 3 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• chenzhiy2001 / code-debug
  Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…
  ☆38Updated last month
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆18Updated 4 years ago
• chyyuu / thoughts
  ☆42Updated last year
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆29Updated 3 weeks ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆62Updated 3 years ago