uCore OS Labs on Berkeley bootloader
☆38Feb 1, 2018Updated 8 years ago
Alternatives and similar repositories for bbl-ucore
Users that are interested in bbl-ucore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 6 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- The x86_64 UEFI bootloader for rCore☆43Mar 1, 2026Updated 3 weeks ago
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- ☆34Updated this week
- Serialize & deserialize device tree binary using serde☆23Dec 4, 2025Updated 3 months ago
- RISC-V V Extension Encoder☆11Jul 28, 2022Updated 3 years ago
- ☆16Updated this week
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- An implementation of ext2 filesystem in Rust☆15Oct 8, 2021Updated 4 years ago
- Many Threads Operating System☆18Apr 22, 2022Updated 3 years ago
- Bare-metal multithreading on multi-core processor.☆18Sep 16, 2022Updated 3 years ago
- ☆13Jul 26, 2021Updated 4 years ago
- My operating system! Written in Rust. Only support UEFI x86_64☆16Oct 16, 2020Updated 5 years ago
- ☆30Jun 1, 2023Updated 2 years ago
- ☆27Mar 27, 2025Updated 11 months ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- a coroutinue lib writen by pure C☆10Feb 24, 2021Updated 5 years ago
- MS108 Course Project, SJTU ACM Class.☆33Dec 20, 2022Updated 3 years ago
- 遍历设备树二进制对象☆14Nov 22, 2025Updated 4 months ago
- 基于 CUDA Driver API 的 cuda 运行时环境☆15Jul 30, 2025Updated 7 months ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago
- Codes for MO's Trading☆15Mar 20, 2022Updated 4 years ago
- Remote JTAG server for remote debugging☆44Dec 31, 2025Updated 2 months ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- Codes for MO's Trading.☆43Mar 20, 2022Updated 4 years ago
- 各类内核的设计思路☆19May 19, 2021Updated 4 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆59Nov 30, 2023Updated 2 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.☆11Jan 15, 2022Updated 4 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆14Apr 6, 2022Updated 3 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆17Mar 13, 2022Updated 4 years ago