Alternatives and similar repositories for bbl-ucore

Users that are interested in bbl-ucore are comparing it to the libraries listed below

• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆59Updated 2 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• MashPlant / lalr1
  An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.
  ☆49Updated 3 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆26Updated 7 years ago
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆30Updated last month
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆146Updated 4 years ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated 2 years ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆25Updated 3 years ago
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 4 years ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Updated 2 years ago
• jiegec / kb
  My knowledge base
  ☆77Updated last week
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 6 years ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated 2 years ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆18Updated 5 years ago
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 5 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆107Updated 3 years ago
• chyyuu / thoughts
  ☆42Updated 2 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆109Updated 6 years ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Updated 2 years ago
• jiegec / Projects
  A summary of my projects
  ☆49Updated last month
• YdrMaster / rCore-Tutorial-in-single-workspace
  没分支的 rCore-Tutorial
  ☆48Updated 3 weeks ago
• rcore-os / zCore-Tutorial
  [WIP] Tutorial for zCore kernel.
  ☆59Updated 4 years ago
• oscomp / proj4-xv6-rust
  用Rust语言重新设计与实现xv6
  ☆35Updated 3 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆92Updated 2 years ago
• SKTT1Ryze / xv6-k210
  Porting xv6-riscv on k210
  ☆20Updated 4 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 7 years ago