packet-transactions / domino-compilerLinks
The Domino compiler to run packet programs on pipelined switches
☆29Updated 4 years ago
Alternatives and similar repositories for domino-compiler
Users that are interested in domino-compiler are comparing it to the libraries listed below
Sorting:
- A machine model for line-rate programmable switches☆24Updated 8 years ago
- ☆34Updated 9 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆70Updated 2 years ago
- C++ reference implementation for Push-In First-Out Queue☆12Updated 9 years ago
- ☆15Updated 7 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- P4-LLVM is an LLVM based compiler for P4☆43Updated 6 years ago
- ☆15Updated 8 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- ☆59Updated 4 years ago
- P4-14/16 Bluespec Compiler☆87Updated 7 years ago
- ☆20Updated 4 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- ☆20Updated 8 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17Updated 3 years ago
- Programming system for NIC-accelerated network applications☆28Updated 6 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- ☆51Updated 3 years ago
- ☆67Updated 7 months ago
- Finding bugs in P4 compilers using translation validation.☆37Updated last month
- This is an official GitHub repository for the paper, "Towards timeout-less transport in commodity datacenter networks.".☆16Updated 3 years ago
- Flightplan is a toolchain for the flexible decomposition of P4 programs and their allocation to heterogeneous hardware to improve perform…☆29Updated 4 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- ☆12Updated 2 years ago
- Code artifact of the papers "A Simpler and Faster NIC Driver Model for Network Functions" (OSDI 2020) and "Safe low-level code without ov…☆62Updated 2 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Updated 6 years ago
- P4-NetFPGA wiki☆104Updated 7 years ago
- ☆22Updated 4 years ago
- ☆18Updated 3 years ago