RISC-V CPU simulator for education purposes
☆635Sep 21, 2026Updated this week
Alternatives and similar repositories for qtrvsim
Users that are interested in qtrvsim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux 内核实验（Linux kernel labs）中文翻译☆995Jul 12, 2026Updated 2 months ago
- A very simple and easy to understand RISC-V core.☆1,531Nov 9, 2023Updated 2 years ago
- simple neural network library in C99☆2,290Aug 8, 2026Updated last month
- 《PDF 解析》☆1,125May 29, 2026Updated 3 months ago
- A Rust-based LEF and DEF file viewer☆15Mar 13, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A tiny software renderer implemented from scratch without the use of graphics API, used to understand how GPUs work.☆1,134Jul 31, 2022Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆633Updated this week
- Linux containers from scratch in C.☆1,543Jun 30, 2025Updated last year
- 👋 Gesture recognition for software control「手势识别操控程序」☆351Jan 9, 2026Updated 8 months ago
- Envision a future where everyone can read all the code of an educational operating system.☆3,623Aug 16, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,233Updated this week
- A computer science textbook☆5,098Aug 11, 2024Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 9 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Jun 1, 2026Updated 3 months ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- NES Emulator, and Tutorial Video Code☆1,545Jan 9, 2024Updated 2 years ago
- ☆550Jun 19, 2024Updated 2 years ago
- Kuchen Computer☆23Jun 26, 2024Updated 2 years ago
- Source code of a multiple series of tutorials about the hypervisor. Available at: https://rayanfam.com/tutorials☆2,666May 13, 2026Updated 4 months ago
- A book about how to write OS kernels in Rust easily.☆1,389Jul 3, 2026Updated 2 months ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆214Apr 14, 2024Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,610Sep 4, 2026Updated 2 weeks ago
- A small C compiler☆11,904Oct 30, 2023Updated 2 years ago
- A bare metal programming guide (ARM microcontrollers)☆4,892Jul 3, 2026Updated 2 months ago
- Advanced Architecture Labs with CVA6☆83Jan 16, 2024Updated 2 years ago
- A game where you are a computer's OS and you have to manage processes, memory and I/O events.☆2,683Sep 13, 2026Updated last week
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- 文本盲水印：把信息隐匿到文本中，put invisible blind watermark into a text.☆1,959Sep 6, 2025Updated last year
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Linux-capable RISC-V multicore for and by the world☆833Updated this week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆46Nov 24, 2025Updated 9 months ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 8 months ago
- A tiny C header-only risc-v emulator.☆2,177Dec 21, 2025Updated 9 months ago
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- Build your hardware, easily!☆4,121Updated this week
- 《用Rust实现Lua解释器》 / _Build a Lua Interpreter in Rust_☆766Jun 18, 2025Updated last year