Alternatives and similar repositories for qtrvsim

Users that are interested in qtrvsim are comparing it to the libraries listed below

• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,266Updated last year
• linux-kernel-labs-zh / docs-linux-kernel-labs-zh-cn
  Linux 内核实验（Linux kernel labs）中文翻译
  ☆877Updated last year
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,223Updated last week
• mortbopet / Ripes
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆2,955Updated last month
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆639Updated last week
• ESEO-Tech / emulsiV
  A visual simulator for teaching computer architecture using the RISC-V instruction set
  ☆289Updated 2 months ago
• OpenXiangShan / NEMU
  ☆283Updated last week
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆413Updated 2 weeks ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆561Updated 2 years ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆785Updated last week
• cccriscv / mini-riscv-os
  Build a minimal multi-tasking OS kernel for RISC-V from scratch
  ☆452Updated 2 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆774Updated last week
• runninglinuxkernel / riscv_programming_practice
  ☆209Updated last year
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆223Updated 3 years ago
• cnlohr / mini-rv32ima
  A tiny C header-only risc-v emulator.
  ☆1,942Updated last month
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆417Updated last week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆486Updated last month
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,378Updated this week
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆351Updated 2 years ago
• rcore-os / rCore-Tutorial-Book-v3
  A book about how to write OS kernels in Rust easily.
  ☆1,309Updated 3 weeks ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,019Updated 7 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆216Updated last month
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,528Updated 8 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,606Updated 3 weeks ago
• mikeroyal / RISC-V-Guide
  RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…
  ☆585Updated last year
• mnurzia / rv
  32-bit RISC-V CPU in ~800 lines of C89
  ☆618Updated 3 weeks ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆357Updated last year
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆490Updated 7 months ago
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆882Updated last week
• riscv-software-src / riscv-tests
  ☆1,025Updated 2 weeks ago