rv2036 / rv2036-websiteLinks
Official website for Jiachen Project (甲辰计划).
☆61Updated last month
Alternatives and similar repositories for rv2036-website
Users that are interested in rv2036-website are comparing it to the libraries listed below
Sorting:
- An exquisite superscalar RV32GC processor.☆162Updated 11 months ago
- ☆158Updated last week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆180Updated 4 years ago
- 一生一芯的信息发布和内容网站☆135Updated 2 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆300Updated last week
- NJU Virtual Board☆295Updated 3 months ago
- ☆67Updated last year
- ☆124Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆191Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- ☆40Updated 2 years ago
- Pick your favorite language to verify your chip.☆73Updated last week
- ☆210Updated 8 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆161Updated this week
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆93Updated last year
- PLCT工具箱☆30Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 8 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- ☆210Updated 2 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆45Updated 3 weeks ago
- ☆89Updated 2 months ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆234Updated 4 years ago
- ☆87Updated last month
- CPU敏捷开发框架(龙芯杯2024)☆25Updated last year
- ☆63Updated 2 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆224Updated 2 years ago
- 香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境☆29Updated last year