rv2036 / rv2036-website
Official website for Jiachen Project (甲辰计划).
☆53Updated last month
Alternatives and similar repositories for rv2036-website:
Users that are interested in rv2036-website are comparing it to the libraries listed below
- ☆61Updated 5 months ago
- ☆31Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆133Updated 3 months ago
- ☆129Updated last year
- ☆129Updated 5 months ago
- Pick your favorite language to verify your chip.☆37Updated 2 weeks ago
- An exquisite superscalar RV32GC processor.☆149Updated 2 weeks ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 10 months ago
- NJU Virtual Board☆249Updated last month
- ☆76Updated 3 weeks ago
- 一生一芯的信息发布和内容网站☆125Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- ☆49Updated last month
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆27Updated 9 months ago
- ☆188Updated last year
- ☆78Updated last month
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆14Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆167Updated 3 years ago
- ☆119Updated 2 years ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆207Updated 3 years ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆33Updated 2 weeks ago
- The decoder library for jemu execution and web documentation☆54Updated last year
- 关于RISC-V你所需要知道的一切☆549Updated last year
- ☆15Updated 2 weeks ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆56Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated 8 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆20Updated 6 months ago
- RISC-V Summit China 2023☆43Updated last year