rv2036 / rv2036-websiteLinks
Official website for Jiachen Project (甲辰计划).
☆59Updated 8 months ago
Alternatives and similar repositories for rv2036-website
Users that are interested in rv2036-website are comparing it to the libraries listed below
Sorting:
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- ☆156Updated last week
- An exquisite superscalar RV32GC processor.☆160Updated 7 months ago
- NJU Virtual Board☆287Updated last week
- ☆289Updated this week
- 一生一芯的信息发布和内容网站☆132Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- ☆40Updated last year
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆93Updated 10 months ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆38Updated this week
- ☆66Updated last year
- Pick your favorite language to verify your chip.☆64Updated last week
- ☆122Updated 3 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- ☆204Updated 4 months ago
- ☆184Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated 2 years ago
- PLCT工具箱☆32Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- The decoder library for jemu execution and web documentation☆54Updated last year
- ☆216Updated 2 years ago
- ☆78Updated 4 months ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆224Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- MIT6.175 & MIT6.375 Study Notes☆42Updated 2 years ago
- CPU敏捷开发框架(龙芯杯2024)☆25Updated 11 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago