rv2036 / rv2036-website
Official website for Jiachen Project (甲辰计划).
☆48Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for rv2036-website
- Pick your favorite language to verify your chip.☆31Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 8 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆16Updated 4 months ago
- An exquisite superscalar RV32GC processor.☆143Updated 6 months ago
- ☆119Updated 2 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆162Updated 3 years ago
- ☆43Updated 4 months ago
- ☆60Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆118Updated this week
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆53Updated 11 months ago
- ☆102Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆26Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- 一生一芯的信息发布和内容网站☆123Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- a framework for building hardware verification platform using software method☆12Updated this week
- ☆178Updated last year
- ☆76Updated 2 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 8 months ago
- MIT6.175 & MIT6.375 Study Notes☆29Updated last year
- ☆32Updated last year
- ☆16Updated last year
- ☆20Updated 11 months ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆76Updated last month
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 11 months ago