Alternatives and similar repositories for rv2036-website

Users that are interested in rv2036-website are comparing it to the libraries listed below

• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆161Updated 8 months ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆174Updated 4 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆134Updated last year
• OSCPU / NutShell-doc
  ☆123Updated 3 years ago
• mollybuild / RISCV-Measurement
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆59Updated last year
• ISRC-CAS / riscv-isa-manual-cn
  ☆191Updated last week
• OSCPU / ysyx-workbench
  ☆156Updated last week
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆179Updated 11 months ago
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆93Updated last year
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆158Updated this week
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆291Updated last month
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆70Updated 2 weeks ago
• XS-MLVP / UnityChipForXiangShan
  Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
  ☆42Updated this week
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆294Updated last week
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 2 weeks ago
• USTC-System-Courses / CECS-Lab
  ☆40Updated 2 years ago
• ysyx-ta / ysyx-slides
  ☆31Updated 3 months ago
• plctlab / plct-toolbox
  PLCT工具箱
  ☆31Updated 3 years ago
• DawnCarol / DawnCarol
  ☆206Updated 5 months ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆65Updated 3 years ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated 5 months ago
• OSCPU / yosys-sta
  ☆83Updated 5 months ago
• MaZirui2001 / Zircon
  ☆29Updated 8 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆52Updated 3 years ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• MrAMS / Nagi
  CPU敏捷开发框架（龙芯杯2024）
  ☆25Updated last year
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆82Updated 2 years ago
• OpenXiangShan / gsim
  ☆55Updated last week
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆229Updated 4 years ago