☆15Mar 25, 2025Updated last year
Alternatives and similar repositories for rtl_codes
Users that are interested in rtl_codes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Dec 17, 2024Updated last year
- Malware Samples after unpacking wiull be dumped here.☆11Sep 19, 2024Updated last year
- Android Reverse engineering tools that are for free use are uploaded for educational purposes.☆20Aug 27, 2024Updated 2 years ago
- Reverse Engineering Patches that can be applied to Android Applications.☆13Nov 12, 2024Updated last year
- Data Analysis on Weather Dataset using Python☆11Aug 15, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Project Details of Vehicle Tracking System☆10Apr 21, 2017Updated 9 years ago
- ☆11Dec 18, 2020Updated 5 years ago
- ☆26Jul 4, 2023Updated 3 years ago
- ☆21Nov 8, 2025Updated 9 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆40Oct 4, 2024Updated last year
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 10 months ago
- Notes taken from Android App Hacking - Black Belt Edition (UDEMY - Roman Stuehler)☆25May 19, 2024Updated 2 years ago
- Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as fr…☆21Oct 26, 2025Updated 10 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A bare-bones ttf font parser for fast GPU font rendering☆39May 6, 2024Updated 2 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆29May 4, 2024Updated 2 years ago
- ☆34Mar 29, 2021Updated 5 years ago
- Role-Specific Evaluation of LLMs for Security Vulnerability Detection☆41Aug 1, 2026Updated last month
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- ☆45Jul 20, 2023Updated 3 years ago
- Clawsec Plugin☆47Feb 14, 2026Updated 6 months ago
- A research shell for Alveo V80☆44Updated this week
- Simple Assembly Language Programs (8086)☆48May 11, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Lightweight OpenGL C++ wrapper.☆93Mar 10, 2024Updated 2 years ago
- collection of exercises designed to introduce students to the fundamental concepts of computer architecture using the RISC-V instruction …☆45Apr 28, 2024Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆58Aug 25, 2026Updated last week
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆58Updated this week
- RTL data structure☆69Apr 23, 2026Updated 4 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆69Jun 7, 2026Updated 3 months ago
- Alveo Versal Example Design☆71Jun 11, 2026Updated 2 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Basic books for better knowing of Linux and shells☆78Oct 2, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆85Nov 26, 2020Updated 5 years ago
- Simple 8-bit UART realization on Verilog HDL.☆120Apr 27, 2024Updated 2 years ago
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.☆86Mar 31, 2026Updated 5 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆101Apr 25, 2026Updated 4 months ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆192Sep 1, 2026Updated last week
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆169Dec 13, 2020Updated 5 years ago