hbharathbhat / rtl_codesLinks
☆15Updated 10 months ago
Alternatives and similar repositories for rtl_codes
Users that are interested in rtl_codes are comparing it to the libraries listed below
Sorting:
- ☆13Updated last year
- Malware Samples after unpacking wiull be dumped here.☆11Updated last year
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆461Updated 6 months ago
- ☆13Updated last year
- 100 Days of RTL☆407Updated last year
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆22Updated 4 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆291Updated 8 months ago
- This repo provide an index of VLSI content creators and their materials☆165Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆20Updated last year
- ECE 3300 HDL Code☆63Updated 3 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆32Updated last year
- ☆302Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- ☆116Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆31Updated last year
- Implementation of CNN using Verilog☆241Updated 8 years ago
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆27Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆180Updated last year
- Implementation of RISC-V RV32I☆28Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Updated last year
- RTL to GDS via Cadence Tools☆16Updated 3 years ago
- ai_accelerator_basic_for_student (no solve)☆13Updated 5 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- opensource EDA tool flor VLSI design☆36Updated 2 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆27Updated 2 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆160Updated 5 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆124Updated 3 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆55Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Updated 2 years ago