☆15Mar 25, 2025Updated last year
Alternatives and similar repositories for rtl_codes
Users that are interested in rtl_codes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Dec 17, 2024Updated last year
- Malware Samples after unpacking wiull be dumped here.☆11Sep 19, 2024Updated 2 years ago
- Android Reverse engineering tools that are for free use are uploaded for educational purposes.☆21Aug 27, 2024Updated 2 years ago
- Reverse Engineering Patches that can be applied to Android Applications.☆15Nov 12, 2024Updated last year
- Data Analysis on Weather Dataset using Python☆11Aug 15, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- This repo is tutorial on how to contribute to Vyommedha SoC☆12Sep 18, 2025Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆18Oct 22, 2026Updated last week
- ☆11Dec 18, 2020Updated 5 years ago
- ☆27Jul 4, 2023Updated 3 years ago
- ☆21Nov 8, 2025Updated 11 months ago
- Notes taken from Android App Hacking - Black Belt Edition (UDEMY - Roman Stuehler)☆25May 19, 2024Updated 2 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆21Jan 21, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A bare-bones ttf font parser for fast GPU font rendering☆39May 6, 2024Updated 2 years ago
- ☆34Mar 29, 2021Updated 5 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆41Oct 4, 2024Updated 2 years ago
- Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as fr…☆21Oct 26, 2025Updated last year
- SecLens evaluates LLMs on real-world vulnerability detection through five stakeholder lenses. Decision Scores diverge by up to 31 points …☆42Aug 1, 2026Updated 2 months ago
- Benchmark framework of synaptic device technologies for a simple neural network☆22May 28, 2020Updated 6 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆32May 4, 2024Updated 2 years ago
- ☆45Jul 20, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆33Aug 17, 2026Updated 2 months ago
- Clawsec Plugin☆45Feb 14, 2026Updated 8 months ago
- Simple Assembly Language Programs (8086)☆49May 11, 2017Updated 9 years ago
- Lightweight OpenGL C++ wrapper.☆94Mar 10, 2024Updated 2 years ago
- A research shell for Alveo V80☆53Oct 22, 2026Updated last week
- collection of exercises designed to introduce students to the fundamental concepts of computer architecture using the RISC-V instruction …☆46Apr 28, 2024Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆62Oct 9, 2026Updated 3 weeks ago
- Basic books for better knowing of Linux and shells☆78Oct 2, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RTL data structure☆69Oct 15, 2026Updated 2 weeks ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆60Updated this week
- Alveo Versal Example Design☆74Jun 11, 2026Updated 4 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆75Jun 7, 2026Updated 4 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago