Alternatives and similar repositories for Intel_Address_Hash

Users that are interested in Intel_Address_Hash are comparing it to the libraries listed below

• vusec / tlbdr
  ☆18Updated 2 years ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆36Updated 2 years ago
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆17Updated 11 months ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆22Updated 4 months ago
• cispa / regcheck
  Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)
  ☆15Updated last year
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• lsds / intravisor
  Virtualisation platform using CHERI for isolation and sharing
  ☆40Updated last year
• cgvwzq / polca
  Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.
  ☆16Updated 5 years ago
• CPU-THU / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆21Updated last year
• miaochenlu / arch_sec_papers
  ☆15Updated 3 months ago
• TheNetAdmin / NVLeak
  NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]
  ☆18Updated 2 years ago
• MATCHA-MIT / Pensieve
  This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.
  ☆23Updated last year
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• FxPiGaAo / Hacky-Racer
  ☆16Updated last year
• cispa / mwait
  Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…
  ☆26Updated last year
• scy-phy / FetchBench
  ☆17Updated last year
• jdmccalpin / SKX-SF-Conflicts
  Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.
  ☆29Updated 6 years ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated last year
• amdprefetch / amd-prefetch-attacks
  ☆25Updated last year
• isec-tugraz / msrevelio
  ☆38Updated last year
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆30Updated last year
• clementine-m / msr-uncore-cbo
  This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.
  ☆11Updated 7 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated this week
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆13Updated last year
• bakhi / GPUReplay
  GPUReplay, ASPLOS 2022
  ☆36Updated 3 years ago
• intel / pinball2elf
  ☆38Updated this week
• zhangxin00 / segscope
  Proof-of-concept implementation for the paper "SegScope: Probing Fine-grained Interrupts via Architectural Footprints" (HPCA'24)
  ☆19Updated 6 months ago
• slap-flop / slap-artifacts
  This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…
  ☆19Updated 5 months ago
• b-shi / PMC-PMI
  Performance Counter Measurements at the cycle granularity
  ☆18Updated 3 years ago