jdmccalpin / Intel_Address_HashLinks
Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors
☆16Updated last year
Alternatives and similar repositories for Intel_Address_Hash
Users that are interested in Intel_Address_Hash are comparing it to the libraries listed below
Sorting:
- HW interface for memory caches☆28Updated 5 years ago
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆14Updated 2 years ago
- ☆18Updated 2 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆24Updated 2 weeks ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆36Updated 2 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated last year
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆15Updated last year
- ☆26Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 5 years ago
- Virtualisation platform using CHERI for isolation and sharing☆40Updated last year
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆61Updated 11 months ago
- amd-nv-tool can extract and modify information from BIOS images of AMD systems☆13Updated 2 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- ☆39Updated 3 weeks ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆54Updated 3 months ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated last year
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆26Updated last year
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆17Updated last year
- This is a read-only mirror of the kvm-unit-tests repository from https://gitlab.com/kvm-unit-tests/kvm-unit-tests. Pull requests here at …☆28Updated last week
- AMD Research Instruction Based Sampling Toolkit☆87Updated 4 years ago
- ☆16Updated 3 weeks ago
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆31Updated 2 years ago
- Student Starter Code for Secure Hardware Design at MIT☆77Updated last year
- ☆51Updated 3 years ago
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆19Updated 5 months ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- ☆17Updated last year