jdmccalpin / Intel_Address_Hash
Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors
☆13Updated last year
Alternatives and similar repositories for Intel_Address_Hash:
Users that are interested in Intel_Address_Hash are comparing it to the libraries listed below
- HW interface for memory caches☆26Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- ☆18Updated 2 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆15Updated last month
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆27Updated last year
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 4 years ago
- ☆15Updated last year
- ☆36Updated last month
- ☆19Updated 2 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆47Updated 2 months ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆16Updated 7 months ago
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆23Updated 9 months ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆18Updated last year
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆11Updated last year
- ☆14Updated 2 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆60Updated 6 months ago
- ☆23Updated 11 months ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆22Updated last year
- ☆12Updated 2 years ago
- Lists of must-read papers (mainly security papers)☆28Updated 4 months ago
- Virtualisation platform using CHERI for isolation and sharing☆35Updated 8 months ago
- GPUReplay, ASPLOS 2022☆33Updated 2 years ago
- ☆49Updated 2 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆16Updated 2 years ago
- ☆35Updated 3 years ago
- Automatic detection of speculative information flows☆67Updated 3 years ago