jdmccalpin / Intel_Address_HashLinks
Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors
☆17Updated 2 years ago
Alternatives and similar repositories for Intel_Address_Hash
Users that are interested in Intel_Address_Hash are comparing it to the libraries listed below
Sorting:
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆25Updated 2 months ago
- ☆18Updated 3 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆36Updated 2 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- ☆17Updated last year
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆19Updated 7 months ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- ☆15Updated 5 months ago
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆14Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆19Updated last year
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated 2 years ago
- ☆40Updated last month
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 7 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆11Updated 7 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated last year
- ☆16Updated 2 months ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆62Updated last year
- ☆16Updated 3 years ago
- ☆16Updated 9 months ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆33Updated 3 years ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆54Updated last week
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 3 years ago
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆63Updated last year
- GPUReplay, ASPLOS 2022☆41Updated 3 years ago
- ☆26Updated last year