jdmccalpin / Intel_Address_Hash
Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors
☆13Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Intel_Address_Hash
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆32Updated 2 years ago
- ☆17Updated 2 years ago
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆10Updated last year
- HW interface for memory caches☆26Updated 4 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆26Updated last year
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆16Updated 4 months ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆22Updated 6 months ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆11Updated 7 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- ☆23Updated 8 months ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 4 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆16Updated last month
- GPUReplay, ASPLOS 2022☆33Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆27Updated last year
- Student Starter Code for Secure Hardware Design at MIT☆33Updated 5 months ago
- ☆35Updated this week
- SUPA☆28Updated 4 years ago
- ☆12Updated 2 years ago
- ☆14Updated 11 months ago
- ☆34Updated last year
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆43Updated 3 weeks ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆14Updated 11 months ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆37Updated 4 years ago
- A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x☆19Updated 5 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆55Updated 3 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆60Updated 2 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆54Updated 2 years ago