Alternatives and similar repositories for Intel_Address_Hash:

Users that are interested in Intel_Address_Hash are comparing it to the libraries listed below

• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆16Updated 3 weeks ago
• vusec / tlbdr
  ☆18Updated 2 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• cgvwzq / polca
  Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.
  ☆16Updated 4 years ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆35Updated 2 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• scy-phy / FetchBench
  ☆16Updated last year
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆16Updated 8 months ago
• zhou-yuxin / kvm-ept-sample
  A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x
  ☆21Updated 6 years ago
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆27Updated last year
• CPU-THU / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆18Updated last year
• vusec / tlbkit
  some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.
  ☆13Updated 5 years ago
• joeywang4 / Transient-Weird-Machine
  Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.
  ☆13Updated last year
• intel / pinball2elf
  ☆37Updated 3 months ago
• MATCHA-MIT / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆43Updated 9 months ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆18Updated last month
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated 11 months ago
• isec-tugraz / halfdouble
  ☆14Updated 2 years ago
• bakhi / GPUReplay
  GPUReplay, ASPLOS 2022
  ☆34Updated 3 years ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆13Updated last week
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated 6 months ago
• amdprefetch / amd-prefetch-attacks
  ☆23Updated last year
• lsds / intravisor
  Virtualisation platform using CHERI for isolation and sharing
  ☆37Updated 9 months ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆25Updated last year
• mit-pdos / ward
  ☆31Updated 3 years ago
• cispa / indirect-meltdown
  Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…
  ☆20Updated last year
• miaochenlu / arch_sec_papers
  ☆14Updated this week
• isec-tugraz / msrevelio
  ☆36Updated last year