kreier / benchmark
Testing the speed of CPU and more on generations of hardware.
☆37Updated last month
Alternatives and similar repositories for benchmark:
Users that are interested in benchmark are comparing it to the libraries listed below
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆78Updated 3 years ago
- Nuclei RISC-V Software Development Kit☆134Updated this week
- The GNU MCU Eclipse RISC-V Embedded GCC☆77Updated 5 years ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆117Updated 2 years ago
- Allwinner D1 For RISCV-64 Boards Awesome.☆81Updated 2 years ago
- RISC-V Scratchpad☆63Updated 2 years ago
- The directory to save Bumblebee core's documents, just for GD32VF103 RISC-V Core☆41Updated 4 years ago
- A binary distribution of the GNU RISC-V Embedded GCC toolchain☆154Updated this week
- Yet another free 8051 FPGA core☆33Updated 6 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆98Updated 3 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆27Updated 5 months ago
- Embedded libc,especially for RISC-V.☆34Updated last week
- Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…☆187Updated 7 months ago
- RISC-V port of newlib☆96Updated 3 years ago
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆25Updated 3 weeks ago
- a riscv32 rv32imc emulator written in c.☆33Updated 7 months ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆171Updated 5 years ago
- Trivial RISC-V Linux binary bootloader☆50Updated 3 years ago
- C-SKY Linux Port☆74Updated 4 months ago
- Use Kbuild build system for your own applications. This is a small kbuild template, that you can easily adapt to your own needs.☆76Updated last year
- Historical versions of Reinhold P. Weicker's Dhrystone benchmark☆136Updated 12 years ago
- RISC-V Nexus Trace TG documentation and reference code☆50Updated 2 months ago
- GNU toolchain for AndesCore☆22Updated 8 months ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆78Updated 4 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- ☆64Updated 3 weeks ago
- FreeRTOS with LwIP integration in the Nios II EDS☆19Updated 9 years ago
- ☆31Updated last week
- RISC-V Profiles and Platform Specification☆113Updated last year
- 8051 core☆103Updated 10 years ago