kreier / benchmarkLinks
Testing the speed of CPU and more on generations of hardware.
☆51Updated 4 months ago
Alternatives and similar repositories for benchmark
Users that are interested in benchmark are comparing it to the libraries listed below
Sorting:
- Nuclei RISC-V Software Development Kit☆154Updated 2 weeks ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆87Updated 3 years ago
- Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…☆213Updated last year
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆125Updated 3 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 6 years ago
- RISC-V Scratchpad☆73Updated 3 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆106Updated 8 months ago
- 8051 core☆109Updated 11 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- RISC-V Profiles and Platform Specification☆116Updated 2 years ago
- OpenXuantie - OpenE906 Core☆151Updated last year
- A port of FreeRTOS for the RISC-V ISA☆79Updated 6 years ago
- ☆98Updated 2 weeks ago
- RISC-V Nexus Trace TG documentation and reference code☆55Updated 11 months ago
- A binary distribution of the GNU RISC-V Embedded GCC toolchain☆202Updated last month
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- OpenXuantie - OpenC906 Core☆380Updated last year
- Nuclei RISC-V Linux Software Development Kit☆54Updated last month
- Linux0.11 with MMU for K210(RISC-V) Version☆90Updated 5 years ago
- A RISC-V bare metal example☆54Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆72Updated last year
- A python parser for decoding arm aarch32 and aarch64 system registers☆23Updated 2 years ago
- RISC-V Summit China 2023☆40Updated 2 years ago
- PLIC Specification☆150Updated 4 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆81Updated last week
- LicheeTang 蜂鸟E203 Core☆199Updated 6 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆155Updated last week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated last month
- Simple machine mode program to probe RISC-V control and status registers☆127Updated 2 years ago