lamdangpham / ASIC--An_ASIC-Based_Architecture_of_Mel_Frequency_Cepstral_CoefficientsLinks
☆10Updated 8 months ago
Alternatives and similar repositories for ASIC--An_ASIC-Based_Architecture_of_Mel_Frequency_Cepstral_Coefficients
Users that are interested in ASIC--An_ASIC-Based_Architecture_of_Mel_Frequency_Cepstral_Coefficients are comparing it to the libraries listed below
Sorting:
- FPGA☆159Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆161Updated 4 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆243Updated 6 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆133Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- Implementation of CNN using Verilog☆230Updated 8 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆203Updated 3 weeks ago
- Implement Tiny YOLO v3 on ZYNQ☆302Updated 6 months ago
- FPGA创新设计大赛全国二等奖,Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆10Updated last year
- ☆33Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 7 years ago
- ☆291Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆254Updated last year
- hls code zynq 7020 pynq z2 CNN☆87Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆232Updated 2 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- FPGA project☆230Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项 目中使用☆575Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆195Updated 7 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆89Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆325Updated 4 years ago