lamdangpham / ASIC--An_ASIC-Based_Architecture_of_Mel_Frequency_Cepstral_CoefficientsLinks
☆10Updated 6 months ago
Alternatives and similar repositories for ASIC--An_ASIC-Based_Architecture_of_Mel_Frequency_Cepstral_Coefficients
Users that are interested in ASIC--An_ASIC-Based_Architecture_of_Mel_Frequency_Cepstral_Coefficients are comparing it to the libraries listed below
Sorting:
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆153Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆239Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆203Updated 2 years ago
- FPGA☆158Updated last year
- ☆32Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- Convolutional Neural Network RTL-level Design☆68Updated 3 years ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- AXI总线连接器☆103Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆160Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆195Updated 10 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- FPGA实现动态图像识别☆21Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 4 years ago
- FPGA project☆227Updated 3 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆192Updated 7 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- ☆13Updated 2 years ago