momalab / cryptoleqLinks
Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.
☆31Updated last year
Alternatives and similar repositories for cryptoleq
Users that are interested in cryptoleq are comparing it to the libraries listed below
Sorting:
- Cycle-accurate X86-64 simulator based on PTLsim☆30Updated 2 years ago
- Repository for the current status of the LESS submission☆13Updated last week
- An online Verilog IDE based on YosysJS.☆24Updated 10 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- LLVM backend for OpenRISC 1000☆29Updated 7 years ago
- RISC-V Instruction Set Metadata☆42Updated 7 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Updated 6 years ago
- A bitsliced implementation of ECB and CTR AES☆54Updated last year
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆91Updated 3 weeks ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A programming language to write bitsliced ciphers☆59Updated last year
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Prediction algorithms for the PCG pseudo-random generator☆14Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 8 years ago
- A basic implementation of the Small Primes Number-Theoretic Transform (NTT) multiplication algorithm.☆24Updated 8 years ago
- This is a higan/Verilator co-simulation example/framework☆51Updated 7 years ago
- A Small RISC-V Virtual Machine☆92Updated 3 years ago
- Haraka is a secure and efficient short-input hash function.☆59Updated 8 years ago
- Rag-bag of utilities and scripts that do strange things with ELF files☆18Updated 2 months ago
- Binary Lambda Calculus evaluation engine written in Malbolge.☆17Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- Liveness-driven random C code generator☆42Updated 6 months ago
- A Verilog Synthesis Regression Test☆37Updated last week
- The Antikernel operating system project☆119Updated 5 years ago
- GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…☆14Updated 6 years ago
- Moxie-compatible core repository☆47Updated 5 months ago
- x86 assembler in 512 bytes of x86 machine code☆38Updated 6 years ago
- Libre Silicon Compiler☆22Updated 4 years ago
- Snowshoe - Portable, Secure, Fast Elliptic Curve Math Library in C☆63Updated 7 years ago