momalab / cryptoleqLinks
Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.
☆31Updated last year
Alternatives and similar repositories for cryptoleq
Users that are interested in cryptoleq are comparing it to the libraries listed below
Sorting:
- Repository for the current status of the LESS submission☆12Updated this week
- The Antikernel operating system project☆119Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆90Updated last month
- Lower Size Bounds for Sorting Networks☆46Updated 5 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Updated 6 years ago
- RISC-V Instruction Set Metadata☆42Updated 7 years ago
- A programming language to write bitsliced ciphers☆58Updated last year
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Liveness-driven random C code generator☆42Updated 5 months ago
- The GNU Superoptimizer☆27Updated 11 years ago
- Cycle-accurate X86-64 simulator based on PTLsim☆30Updated 2 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 4 years ago
- Binary Lambda Calculus evaluation engine written in Malbolge.☆17Updated 3 years ago
- A bitsliced implementation of ECB and CTR AES☆54Updated last year
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25Updated 4 years ago
- Haraka is a secure and efficient short-input hash function.☆59Updated 8 years ago
- Optimized implementations of Poly1305, a fast message-authentication-code☆47Updated 10 years ago
- AVX implementation of the Skinny block cipher☆11Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- An AES-based 384 bit permutation.☆21Updated 7 months ago
- CNF minimizer and minimal independent set minimizer☆23Updated last week
- SAT instance generator for SHA-1☆49Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 8 years ago
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆41Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- QEMU with support for CHERI☆63Updated 3 weeks ago