Alternatives and similar repositories for cryptoleq

Users that are interested in cryptoleq are comparing it to the libraries listed below

• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆119Updated 5 years ago
• aengelke / raspsim
  Cycle-accurate X86-64 simulator based on PTLsim
  ☆30Updated 2 years ago
• less-sig / LESS
  Repository for the current status of the LESS submission
  ☆12Updated 4 months ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆61Updated last week
• gergo- / ldrgen
  Liveness-driven random C code generator
  ☆42Updated 2 months ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆16Updated 5 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• canalcache / canal
  ☆16Updated 6 years ago
• usubalang / usuba
  A programming language to write bitsliced ciphers
  ☆58Updated last year
• jix / sortnetopt
  Lower Size Bounds for Sorting Networks
  ☆46Updated 4 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• HobbesOSR / kitten
  Kitten Lightweight Kernel
  ☆56Updated 2 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• lsils / kitty
  C++ truth table library
  ☆60Updated 2 months ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆18Updated 2 years ago
• bchurchill / pldi19-equivalence-checker
  Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"
  ☆45Updated 5 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 7 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• conorpp / bitsliced-aes
  A bitsliced implementation of ECB and CTR AES
  ☆54Updated last year
• HexHive / memTrace
  memTrace, a framework for lightweight memory tracing
  ☆58Updated 5 years ago
• vscrypto / ringlwe
  A Practical Ring Learning With Errors (RingLWE) Implementation containing New Hope and Peikert reconciliation for Prime and Power-of-2 ca…
  ☆36Updated 7 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆88Updated 3 months ago
• embecosm / gnu-superopt
  The GNU Superoptimizer
  ☆27Updated 11 years ago