Alternatives and similar repositories for cryptoleq

Users that are interested in cryptoleq are comparing it to the libraries listed below

• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• conorpp / bitsliced-aes
  A bitsliced implementation of ECB and CTR AES
  ☆52Updated last year
• less-sig / LESS
  Repository for the current status of the LESS submission
  ☆11Updated 2 months ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆59Updated this week
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• gergo- / ldrgen
  Liveness-driven random C code generator
  ☆42Updated last week
• kste / haraka
  Haraka is a secure and efficient short-input hash function.
  ☆57Updated 7 years ago
• usubalang / usuba
  A programming language to write bitsliced ciphers
  ☆57Updated 11 months ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆121Updated 5 years ago
• iczelia / blc-mb
  Binary Lambda Calculus evaluation engine written in Malbolge.
  ☆17Updated 3 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆50Updated 7 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆56Updated this week
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆15Updated 5 years ago
• HobbesOSR / kitten
  Kitten Lightweight Kernel
  ☆54Updated 2 years ago
• aengelke / raspsim
  Cycle-accurate X86-64 simulator based on PTLsim
  ☆30Updated 2 years ago
• foshardware / lsc
  Libre Silicon Compiler
  ☆22Updated 4 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 6 years ago
• meelgroup / arjun
  CNF minimizer and minimal independent set minimizer
  ☆19Updated last week
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• oreparaz / dudect
  dude, is my code constant time?
  ☆183Updated last year
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆85Updated last month
• dansarie / sboxgates
  Program for finding low gate count implementations of S-boxes.
  ☆40Updated 9 months ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 4 years ago