momalab / cryptoleq
Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.
☆30Updated 7 months ago
Alternatives and similar repositories for cryptoleq:
Users that are interested in cryptoleq are comparing it to the libraries listed below
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- ☆19Updated 10 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- XML representation of the x86 instruction set☆28Updated 2 weeks ago
- A bitsliced implementation of ECB and CTR AES☆49Updated 8 months ago
- ☆16Updated 5 years ago
- QEMU with support for CHERI☆58Updated this week
- Cycle-accurate X86-64 simulator based on PTLsim☆30Updated last year
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆41Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- CHERI C/C++ Programming Guide☆31Updated last month
- A programming language to write bitsliced ciphers☆56Updated 7 months ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- A toy code generator (i.e. "program synthesis") using the Z3 solver☆35Updated 7 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- A minimalistic and high-performance SAT solver☆28Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Fork of LLVM adding CHERI support☆52Updated 3 weeks ago
- Liveness-driven random C code generator☆41Updated 9 months ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- QEMU based emulation library for micro-architectural simulation (ARM64 and x86)☆41Updated 5 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- 64-bit MISC Architecture CPU☆12Updated 8 years ago