momalab / cryptoleqLinks
Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.
☆31Updated last year
Alternatives and similar repositories for cryptoleq
Users that are interested in cryptoleq are comparing it to the libraries listed below
Sorting:
- Repository for the current status of the LESS submission☆12Updated last month
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Haraka is a secure and efficient short-input hash function.☆59Updated 8 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Updated 6 years ago
- QEMU with support for CHERI☆63Updated last week
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- A bitsliced implementation of ECB and CTR AES☆54Updated last year
- An AES-based 384 bit permutation.☆21Updated 7 months ago
- A basic implementation of the Small Primes Number-Theoretic Transform (NTT) multiplication algorithm.☆24Updated 8 years ago
- The Antikernel operating system project☆119Updated 5 years ago
- RISC-V Instruction Set Metadata☆41Updated 7 years ago
- A programming language to write bitsliced ciphers☆58Updated last year
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25Updated 4 years ago
- Lower Size Bounds for Sorting Networks☆46Updated 5 years ago
- The GNU Superoptimizer☆27Updated 11 years ago
- RISC-V Static Binary Translator☆18Updated 6 years ago
- A Small RISC-V Virtual Machine☆92Updated 3 years ago
- Program for finding low gate count implementations of S-boxes.☆40Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- A bit-serial CPU☆19Updated 6 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 8 years ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆12Updated 8 years ago
- CHERI C/C++ Programming Guide☆39Updated last week
- RISC-V user-mode emulator that runs DooM☆58Updated 6 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- SAT-based Bitcoin Mining☆88Updated 3 years ago
- Fork of LLVM adding CHERI support☆58Updated last week