Alternatives and similar repositories for cryptoleq

Users that are interested in cryptoleq are comparing it to the libraries listed below

• less-sig / LESS
  Repository for the current status of the LESS submission
  ☆14Updated this week
• iczelia / blc-mb
  Binary Lambda Calculus evaluation engine written in Malbolge.
  ☆17Updated 3 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 10 years ago
• aengelke / raspsim
  Cycle-accurate X86-64 simulator based on PTLsim
  ☆30Updated 2 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• conorpp / bitsliced-aes
  A bitsliced implementation of ECB and CTR AES
  ☆54Updated last year
• larkmjc / riscv-meta
  RISC-V Instruction Set Metadata
  ☆42Updated 7 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• embecosm / gnu-superopt
  The GNU Superoptimizer
  ☆27Updated 11 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆17Updated 6 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 6 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆120Updated 5 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 6 years ago
• secworks / blake2s
  Verilog implementation of the 32-bit version of the Blake2 hash function
  ☆21Updated last month
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆13Updated 9 years ago
• usubalang / usuba
  A programming language to write bitsliced ciphers
  ☆59Updated last year
• catid / snowshoe
  Snowshoe - Portable, Secure, Fast Elliptic Curve Math Library in C
  ☆63Updated 8 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆24Updated 8 years ago
• jheusser / satcoin
  SAT-based Bitcoin Mining
  ☆89Updated 4 years ago
• jedisct1 / simpira384
  An AES-based 384 bit permutation.
  ☆21Updated 9 months ago
• jix / sortnetopt
  Lower Size Bounds for Sorting Networks
  ☆46Updated 5 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• kvakil / 0asm
  x86 assembler in 512 bytes of x86 machine code
  ☆38Updated 6 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆54Updated 4 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated 3 weeks ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago