momalab / cryptoleq
Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.
☆24Updated last month
Related projects: ⓘ
- Liveness-driven random C code generator☆40Updated 2 months ago
- ☆14Updated 3 years ago
- A low-level intermediate representation for hardware description languages☆24Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆45Updated 7 years ago
- Solving floating point SMT constraints on a GPU☆47Updated 3 years ago
- A programming language to write bitsliced ciphers☆55Updated 2 weeks ago
- A Tool for the Static Analysis of Cache Side Channels☆39Updated 7 years ago
- ☆18Updated 9 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆11Updated 3 years ago
- A minimalistic and high-performance SAT solver☆25Updated last year
- QEMU with support for CHERI☆52Updated 2 weeks ago
- A bitsliced implementation of ECB and CTR AES☆46Updated last month
- Source code for GpuShareSat, a library for SAT solvers to use the GPU for clause sharing between CPU threads.☆31Updated 3 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆36Updated 4 years ago
- ☆16Updated 5 years ago
- Program for finding low gate count implementations of S-boxes.☆36Updated 2 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- llvm opt fuzzer and bounded exhaustive test generator☆38Updated last year
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆70Updated 3 weeks ago
- SAT-based Bitcoin Mining☆80Updated 2 years ago
- SAT instance generator for SHA-1☆47Updated 3 years ago
- XML representation of the x86 instruction set☆27Updated last year
- Microbenchmarks for x86_64 kernel entry methods☆18Updated 2 years ago
- reverse engineering branch predictors☆17Updated 8 years ago
- Libre Silicon Compiler☆22Updated 3 years ago
- Cycle-accurate X86-64 simulator based on PTLsim☆27Updated last year
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆22Updated 6 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- CGen is a tool for encoding SHA-1 and SHA-256 hash functions into CNF in DIMACS format, also into ANF polynominal system in PolyBoRi outp…☆23Updated last year
- GNU Superoptimizer Version 2☆25Updated 3 years ago