Alternatives and similar repositories for cryptoleq

Users that are interested in cryptoleq are comparing it to the libraries listed below

• less-sig / LESS
  Repository for the current status of the LESS submission
  ☆12Updated last week
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆119Updated 5 years ago
• kste / haraka
  Haraka is a secure and efficient short-input hash function.
  ☆58Updated 8 years ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆16Updated 6 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• iczelia / blc-mb
  Binary Lambda Calculus evaluation engine written in Malbolge.
  ☆17Updated 3 years ago
• meelgroup / arjun
  CNF minimizer and minimal independent set minimizer
  ☆22Updated 3 weeks ago
• bit-hack / riscv-vm
  A Small RISC-V Virtual Machine
  ☆92Updated 3 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• conorpp / bitsliced-aes
  A bitsliced implementation of ECB and CTR AES
  ☆54Updated last year
• secworks / blake2s
  Verilog implementation of the 32-bit version of the Blake2 hash function
  ☆21Updated 7 months ago
• usubalang / usuba
  A programming language to write bitsliced ciphers
  ☆58Updated last year
• sbp / xoocycle
  Xoocycle, a C90 implementation of the Xoodyak hash and AEAD construction
  ☆10Updated 6 years ago
• lsils / kitty
  C++ truth table library
  ☆62Updated 3 months ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated 3 months ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated this week
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• AsmOptC-RiscV / Assembly-Optimized-C-RiscV
  ☆16Updated 4 years ago
• rmmh / whomp
  reverse engineering branch predictors
  ☆18Updated 9 years ago
• aengelke / raspsim
  Cycle-accurate X86-64 simulator based on PTLsim
  ☆30Updated 2 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 6 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 7 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• cbouilla / pcg
  Prediction algorithms for the PCG pseudo-random generator
  ☆13Updated 5 years ago