momalab / cryptoleq
Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.
☆27Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for cryptoleq
- A bitsliced implementation of ECB and CTR AES☆46Updated 3 months ago
- A programming language to write bitsliced ciphers☆56Updated 2 months ago
- A low-level intermediate representation for hardware description languages☆25Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- Haraka is a secure and efficient short-input hash function.☆52Updated 7 years ago
- ☆15Updated 3 years ago
- An exokernel for the raspberry pi 3.☆79Updated 3 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- QEMU with support for CHERI☆54Updated 2 weeks ago
- Microbenchmarks for x86_64 kernel entry methods☆18Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Liveness-driven random C code generator☆41Updated 4 months ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆11Updated last year
- A toy code generator (i.e. "program synthesis") using the Z3 solver☆33Updated 7 years ago
- Cycle-accurate X86-64 simulator based on PTLsim☆29Updated last year
- QARMA block cipher in C☆24Updated 2 years ago
- Program for finding low gate count implementations of S-boxes.☆37Updated last month
- Camellia cipher SIMD vector implementations for x86 (with AES-NI, VAES and/or GFNI instructions), ARM (with ARMv8 Crypto Extension instru…☆16Updated last year
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆26Updated 3 months ago
- materials available to the public☆18Updated 2 weeks ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆33Updated last year
- Oblivious Memory Access under Fully Homomorphic Encryption☆13Updated 9 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆71Updated last month
- CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives☆58Updated 4 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆11Updated 3 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆36Updated 3 years ago
- SLotH -- An SLH-DSA/SPHINCS+ Hash-Based Signature Accelerator☆22Updated last month
- An AES-based 384 bit permutation.☆18Updated 5 years ago
- A Practical Ring Learning With Errors (RingLWE) Implementation containing New Hope and Peikert reconciliation for Prime and Power-of-2 ca…☆35Updated 6 years ago