momalab / cryptoleq
Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.
☆28Updated 4 months ago
Alternatives and similar repositories for cryptoleq:
Users that are interested in cryptoleq are comparing it to the libraries listed below
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- A programming language to write bitsliced ciphers☆56Updated 4 months ago
- Liveness-driven random C code generator☆41Updated 6 months ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- RISC-V BSV Specification☆18Updated 5 years ago
- Superoptimizer using the z3 SMT solver☆17Updated 3 years ago
- llvm opt fuzzer and bounded exhaustive test generator☆39Updated 2 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆23Updated 7 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆40Updated 4 years ago
- Solving floating point SMT constraints on a GPU☆48Updated 4 years ago
- A bit-serial CPU☆18Updated 5 years ago
- ☆15Updated 3 years ago
- C++ truth table library☆51Updated 9 months ago
- An exokernel for the raspberry pi 3.☆80Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- QEMU with support for CHERI☆55Updated this week
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 5 years ago
- XML representation of the x86 instruction set☆28Updated 2 years ago
- Libre Silicon Compiler☆23Updated 3 years ago
- LLVM backend for OpenRISC 1000☆28Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Program for finding low gate count implementations of S-boxes.☆37Updated 2 months ago
- A Python implementation of the SPHINCS-256 scheme☆14Updated 8 years ago
- SLotH -- An SLH-DSA/SPHINCS+ Hash-Based Signature Accelerator☆26Updated 3 months ago
- Source code for GpuShareSat, a library for SAT solvers to use the GPU for clause sharing between CPU threads.☆32Updated 3 years ago
- A bitsliced implementation of ECB and CTR AES☆47Updated 5 months ago
- A minimalistic and high-performance SAT solver☆26Updated last year
- A basic implementation of the Small Primes Number-Theoretic Transform (NTT) multiplication algorithm.☆23Updated 7 years ago