Xilinx / blockchainacceleration
☆44Updated 3 years ago
Alternatives and similar repositories for blockchainacceleration
Users that are interested in blockchainacceleration are comparing it to the libraries listed below
Sorting:
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Updated 4 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- Releases for the NextJTAG tool☆23Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆37Updated last year
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- ☆58Updated 3 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Updated 6 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- Zcash FPGA acceleration engine☆124Updated 4 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated last year
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆23Updated 3 years ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- ☆19Updated 7 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- ☆12Updated 2 years ago
- ☆46Updated 5 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆36Updated last year
- IC implementation of TPU☆124Updated 5 years ago
- ☆20Updated 5 years ago