☆49Feb 9, 2016Updated 10 years ago
Alternatives and similar repositories for zedboard-guide
Users that are interested in zedboard-guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28May 17, 2016Updated 10 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- Python API for the Frigidaire 2.0 App☆14May 14, 2026Updated last week
- ☆21Dec 9, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- Linux Device Driver Development Cookbook, published by Packt☆44Jan 30, 2023Updated 3 years ago
- ☆45Apr 26, 2024Updated 2 years ago
- Mirror of the PipeWire repository (see https://gitlab.freedesktop.org/pipewire/pipewire/)☆18May 14, 2026Updated last week
- This project is what I did in the freshman year in the university, using arduino and raspberry pi boards to implement a simple mobile car…☆19Oct 29, 2023Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆25Feb 24, 2026Updated 2 months ago
- Demonstration of the AXI DMA engine on the ZedBoard☆57Feb 26, 2021Updated 5 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆122Sep 19, 2024Updated last year
- Linux Driver for the Zynq FPGA DMA engine☆90Feb 12, 2015Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is the flight control source code of breeze mini quadcopter, and the suffix none means no real-time operating system used.☆13Dec 17, 2017Updated 8 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- ROS2 package microcontroller interface☆13Feb 12, 2025Updated last year
- i2s core, with support for both transmit and receive☆32May 24, 2018Updated 7 years ago
- GBA emulator written in Rust.☆25Nov 19, 2020Updated 5 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 2 months ago
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated 11 months ago
- Simulation, multi-path estimation, and CBR parsing code of SIGCOMM2023 BeamSense CBR-Sensing☆10Jan 14, 2024Updated 2 years ago
- This is a wiki and code sharing for ZYNQ☆74Apr 2, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆68Aug 7, 2023Updated 2 years ago
- Elliptic Curve Point compression/decompression for mbedtls☆16Oct 14, 2024Updated last year
- ☆22Sep 26, 2025Updated 7 months ago
- ☆12Dec 16, 2021Updated 4 years ago
- ☆13Feb 23, 2026Updated 2 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- In order to deploy Confluent Kafka in the machine, the project starts 4 Docker containers (ZooKeeper, Kafka, Kafka-REST-Proxy and Kafka-T…☆12Apr 14, 2026Updated last month
- A summay of existing works on vertical federated/split learning☆15Nov 28, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Side Channel Attack: Differential Power Analysis (DPA) on AES encryption algorithm to deduce secret keys☆12Mar 5, 2018Updated 8 years ago
- glsl testbench -- a WIP opengl wrapper/shader testing system☆12Feb 26, 2021Updated 5 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- Scripts to create a boot.bin file for linux on Xilinx Zync☆26Jun 3, 2016Updated 9 years ago
- Contains static, shared resources used by multiple projects.☆41May 2, 2026Updated 2 weeks ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- A C implementation of Agrawal-Kayal-Saxena (AKS) primality test algorithm.☆17Oct 25, 2021Updated 4 years ago