mattzgto / bladerf-dvbs2Links
16-APSK DVB-S2 Transmitter for BladeRF
☆21Updated 2 years ago
Alternatives and similar repositories for bladerf-dvbs2
Users that are interested in bladerf-dvbs2 are comparing it to the libraries listed below
Sorting:
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆70Updated 2 years ago
- RTL implementation of components for DVB-S2☆119Updated 2 years ago
- pynq framework for antsdr☆34Updated last year
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆90Updated 2 weeks ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆55Updated 2 months ago
- ADI Scripts for Linux images☆27Updated 2 months ago
- AD936x+7Z020+USB HS dongle, In development...☆51Updated 3 years ago
- ☆27Updated 7 years ago
- AD9361 based USB3 SDR☆111Updated 7 years ago
- GNURadio & scripts for ADALM-Pluto - DATV TX☆42Updated 5 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆43Updated 7 months ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆46Updated 9 years ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆36Updated 3 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- this project make nh7020 firmware☆32Updated 3 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆41Updated last week
- ANTSDR Firmware☆134Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 2 months ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- ☆39Updated 7 years ago
- The official Xilinx u-boot repository☆17Updated last week
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆103Updated 3 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆21Updated 5 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆87Updated 6 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Yocto Project BSPs for Ettus Products☆35Updated 4 months ago
- Small footprint and configurable JESD204B core☆42Updated last week
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago