xdsopl / LDPCLinks
Playing with Low-density parity-check codes
☆98Updated 2 years ago
Alternatives and similar repositories for LDPC
Users that are interested in LDPC are comparing it to the libraries listed below
Sorting:
- The source codes of the fast x86 LDPC decoder published☆28Updated 5 years ago
- DVB-S2 and DVB-T2 receiver blocks for GNU Radio☆68Updated 2 months ago
- DVB-S2 SDR Transceiver powerded by AFF3CT & StreamPU.☆33Updated 2 months ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆214Updated 6 months ago
- Implementation of the CCSDS (Consultative Committee for Space Data Systems) standard for Turbo Codes☆49Updated 6 years ago
- DVB-S2 Receiver Extensions for GNU Radio☆121Updated last year
- TurboFEC - SIMD vectorized LTE turbo and convolutional encoders and decoders☆91Updated 2 years ago
- MATLAB implementations for SDR for Engineers textbook☆58Updated 7 years ago
- 802.11a PHY Layer Implementation for USRP☆47Updated 3 years ago
- ☆27Updated 8 years ago
- ☆28Updated last year
- LDPC decoders for ARM processor☆11Updated 4 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 7 months ago
- OFDM implemented in MATLAB for USRP radios with MAC Layer☆45Updated 11 years ago
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- PyBER is a graphic application dedicated to the display of the BER/FER simulation results.☆12Updated last year
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago
- A Convolutional Encoder and Viterbi Decoder in C++.☆91Updated last year
- ☆20Updated 11 years ago
- Digital Pre-Distortion implementation in GNU Radio☆47Updated 4 years ago
- Reusable C++ coding-related code library☆51Updated 3 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆55Updated 2 years ago
- Open-source 802.11a WLAN PHY☆65Updated 4 years ago
- CUDA implementation of LDPC decoding algorithm☆40Updated 4 years ago
- Coprocessor Accelerated Filterbank Extension Library - A CUDA implementation of a Polyphase Filterbank Channelizer and Resampler☆17Updated 7 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- ☆24Updated 5 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆38Updated last year
- Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities☆128Updated 5 years ago