Alternatives and similar repositories for nexys4ddr

Users that are interested in nexys4ddr are comparing it to the libraries listed below

• pwmarcz / fpga-chip8
  CHIP-8 console on FPGA
  ☆200Updated 7 years ago
• howerj / forth-cpu
  A Forth CPU and System on a Chip, based on the J1, written in VHDL
  ☆364Updated last year
• hrvach / fpg1
  FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console.
  ☆193Updated 3 years ago
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆246Updated 6 years ago
• 1801BM1 / vm80a
  i8080 precise replica in Verilog, based on reverse engineering of real die
  ☆159Updated 6 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆150Updated 9 years ago
• bcrafton / processor
  A compiler, assembler, and processor.
  ☆24Updated 7 years ago
• os-fpga / 1st-CLaaS
  Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications
  ☆208Updated 3 months ago
• zylin / zpu
  The Zylin ZPU
  ☆245Updated 10 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• fabioperez / space-invaders-vhdl
  Space Invaders game implemented with VHDL
  ☆156Updated 9 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆449Updated 4 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆97Updated 7 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆186Updated 11 years ago
• jamesbowman / j1
  The J1 CPU
  ☆171Updated 5 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆172Updated 5 years ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆313Updated 2 years ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆438Updated last year
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 6 years ago
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆108Updated last year
• nullobject / sdram-fpga
  A FPGA core for a simple SDRAM controller.
  ☆122Updated 4 years ago
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆126Updated 9 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆134Updated last year
• laforest / Octavo
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆75Updated 6 years ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆206Updated 4 years ago
• AndresNavarro82 / vt52-fpga
  ☆96Updated 4 years ago
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆149Updated 3 months ago
• rdiez / uart_dpi
  DPI module for UART-based console interaction with Verilator simulations
  ☆25Updated 13 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆363Updated 2 years ago