hamsternz / IntroToSpartanFPGABook
A book on using the Spartan 3E FPGA with VHDL, using the Papilio One or Digilent Basys2 boards
☆270Updated 10 years ago
Related projects: ⓘ
- public domain tools for FPGAs☆324Updated 7 years ago
- FPGA development board made with KiCAD☆101Updated 11 months ago
- Open source design files for the TinyFPGA B-Series boards.☆190Updated 2 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆104Updated last year
- 2 hour crash course in FPGAs☆192Updated 2 years ago
- Open FPGA tools☆257Updated 4 years ago
- Experimental open FPGA IDE using Atom and Apio☆89Updated 5 months ago
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago
- ☆269Updated last year
- SuperSpeed USB 3.0 FPGA platform☆253Updated 9 years ago
- An implementation of DisplayPort protocol for FPGAs☆278Updated 8 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 2 years ago
- Place and route tool for FPGAs☆413Updated 5 years ago
- Open source design files for the TinyFPGA A-Series boards.☆98Updated 2 years ago
- ☆75Updated 9 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆298Updated last year
- 1KB Cortex M0 Real Time Operating System☆147Updated 7 years ago
- A VHDL frontend for Yosys☆102Updated 7 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆138Updated 8 years ago
- Experimental graphic editor for open FPGAs.☆50Updated 8 years ago
- LIB:Library for interacting with an FPGA over USB☆82Updated 3 years ago
- RISC-V microcontroller board based on SiFive FE310.☆160Updated last year
- The original high performance and small footprint system-on-chip based on Migen™☆305Updated 4 months ago
- FPGA SoC code and application example for Hackaday Supercon 2019 badge☆157Updated 9 months ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- A wishbone controlled scope for FPGA's☆72Updated 8 months ago
- A pipelined RISCV implementation in VHDL☆95Updated 5 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆228Updated 5 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆119Updated 8 years ago
- Multi-platform nightly builds of open source FPGA tools☆288Updated 2 years ago