Collection of assorted small cores
☆13Oct 6, 2020Updated 6 years ago
Alternatives and similar repositories for tiny-cores
Users that are interested in tiny-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FuseSoC standard core library☆172Oct 19, 2026Updated 3 weeks ago
- ☆16Jan 20, 2021Updated 5 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- Study notes and tutorial for xilinx hls☆20Jul 22, 2021Updated 5 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Nov 3, 2016Updated 10 years ago
- Generate testbench for your verilog module.☆13Sep 29, 2026Updated last month
- OSVVM Ethernet Library☆10Oct 9, 2026Updated last month
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Sep 25, 2026Updated last month
- An abstract model of EDA tool projects.☆14Updated this week
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 10 years ago
- ESnet general-purpose FPGA design library.☆14Nov 3, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Diffusion model(SD,Flux,Wan,Qwen Image,Z-Image,...) inference in pure C/C++☆16Updated this week
- Learn RISC-V☆22Dec 5, 2024Updated last year
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- betrusted.io main SoC design☆15Jan 30, 2020Updated 6 years ago
- FPGA and Digital ASIC Build System☆87Updated this week
- Helm interface for company-mode☆29Jan 4, 2024Updated 2 years ago
- ☆24Feb 3, 2026Updated 9 months ago
- Python script to convert bit bytes output by GNU Radio Companion's Binary Slicer into actual bytes.☆20May 15, 2014Updated 12 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA environment as code!☆14Oct 14, 2026Updated 3 weeks ago
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- A Text-Based Game Engine Made for Python☆16Aug 30, 2023Updated 3 years ago
- Repository containing ULX3S blink LED binaries☆16May 16, 2022Updated 4 years ago
- ☆14Dec 6, 2022Updated 3 years ago
- ☆11Apr 28, 2020Updated 6 years ago
- Multi-user issue tracking and knowledge base app built with Yew & Actix☆11Jun 26, 2025Updated last year
- HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.☆31Updated this week
- bluecore - risc-v cpu☆16Feb 13, 2026Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Embedded-hal driver for the AHT20 temperature and humidity sensor.☆10Jul 6, 2026Updated 4 months ago
- Nim reimplementation of gron tool☆10Oct 9, 2024Updated 2 years ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- This is an example code of controlling an ws2812b led stripe, with 18 leds thus the used library is configured as 1 row with 18 cols. You…☆12Sep 4, 2022Updated 4 years ago
- Source code and documentation of a specialized computer assisted synthesis planning (CASP) tool used for the deconstruction of ring syste…☆13May 25, 2020Updated 6 years ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
Are these results useful?