VUnit test explorer for VSCode
☆12Dec 30, 2022Updated 3 years ago
Alternatives and similar repositories for vunit-test-explorer
Users that are interested in vunit-test-explorer are comparing it to the libraries listed below
Sorting:
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 3 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- An abstract language model of VHDL written in Python.☆62Jan 28, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- VHDL Language Support for VSCode☆73Mar 28, 2025Updated 11 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated 2 weeks ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Quantitative analysis for traders on Oslo Stock Exchange. Download, plot and play with data from Oslo Børs and Nasdaq OMX☆10Jul 28, 2018Updated 7 years ago
- ☆17Jul 12, 2024Updated last year
- Scripts to build and use docker images including GHDL☆43Nov 20, 2024Updated last year
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- This is a minimalistic wrapper around NI-VISA's 64 bit dll.☆11Feb 20, 2024Updated 2 years ago
- Create a PowerShell Console using the AvalonEdit control☆16Jan 13, 2013Updated 13 years ago
- Outputs a reduced keyspace of 8 upper alpha chars.☆10Oct 20, 2015Updated 10 years ago
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆16Sep 7, 2018Updated 7 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Misc. FPGA Projects☆15May 27, 2025Updated 9 months ago
- Python client for interacting with transport.opendata.ch☆11Dec 27, 2025Updated 2 months ago
- ☆12Dec 22, 2020Updated 5 years ago
- TDMS 2.0 support for F# and C#☆13Dec 26, 2022Updated 3 years ago
- ☆12Feb 4, 2024Updated 2 years ago
- Screen Display Simulator written in VHDL and JS☆12Jul 15, 2021Updated 4 years ago
- Samples and reference documentation for the Mendix Extensions API☆17Jan 16, 2026Updated last month
- Real Time For the Masses (RTFM), a framework for building concurrent applications, for MSP430 MCUs☆11Jul 29, 2017Updated 8 years ago
- Rust implementation of an SH1107 driver targetting Rust's embedded-hal and embassy-rs☆12Mar 16, 2025Updated 11 months ago
- Dockerfile with Vivado for CI☆13Apr 27, 2025Updated 10 months ago
- defold-tiled-example☆12Aug 9, 2022Updated 3 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆12Mar 8, 2020Updated 5 years ago
- Clients for connecting to the Insights Real-time Information Service☆25Jan 28, 2026Updated last month
- Example program demonstrating how to access Quad-SPI Flash chips using an STM32F723E Discovery Kit.☆15Aug 9, 2020Updated 5 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- Extra syntax and highlight for nerdtree files☆14Oct 25, 2022Updated 3 years ago