VUnit test explorer for VSCode
☆12Dec 30, 2022Updated 3 years ago
Alternatives and similar repositories for vunit-test-explorer
Users that are interested in vunit-test-explorer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 4 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 6 months ago
- defold-tiled-example☆12Aug 9, 2022Updated 4 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An abstract language model of VHDL written in Python.☆65Aug 25, 2026Updated last week
- Screen Display Simulator written in VHDL and JS☆13Jul 15, 2021Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Scripts to build and use docker images including GHDL☆44Nov 20, 2024Updated last year
- VHDL Language Support for VSCode☆74Mar 28, 2025Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A flexible and scalable development platform for modern FPGA projects.☆47Aug 10, 2026Updated 3 weeks ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Reed-Solomon Coding with Interleaving , available as a C program and python module.☆10Jun 2, 2015Updated 11 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 11 months ago
- A Reddit bot that transcribes tweets from comments and submissions links, mirrors their images and replies back with a formatted Markdown…☆18Apr 4, 2022Updated 4 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 2 weeks ago
- Proton mail bridge as a Home Assistant addon - Can be used to send notification using a protonmail account☆14Feb 13, 2023Updated 3 years ago
- Misc. FPGA Projects☆17Apr 29, 2026Updated 4 months ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13Aug 5, 2026Updated 3 weeks ago
- TerosHDL documentation☆13Aug 26, 2026Updated last week
- Python client for interacting with transport.opendata.ch☆11Apr 11, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Set of scripts for managing Vitis workspaces with git.☆15Dec 17, 2025Updated 8 months ago
- Lets users add formatters to VSCode that run locally defined scripts.☆39Feb 12, 2026Updated 6 months ago
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆17Sep 7, 2018Updated 7 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- ☆32Jun 16, 2024Updated 2 years ago
- Static Server☆20Jun 25, 2026Updated 2 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A simple mandelbrot zoom program made using python and pygame. PySerial is also used to interface with an arduino.☆15Oct 3, 2023Updated 2 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Quantitative analysis for traders on Oslo Stock Exchange. Download, plot and play with data from Oslo Børs and Nasdaq OMX☆10Jul 28, 2018Updated 8 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated 3 weeks ago
- VHDL compiler and simulator☆878Updated this week
- Synthesizable FIR filters in VHDL☆15Jul 19, 2019Updated 7 years ago