集成电路 / 微电子专业自学指南。17 个科研方向全景导览（课题组 · 知识路径 · 毕业去向），7大知识板块 200+ 门课程资源，帮助同学们构建连续的知识体系。希望对同学们的学习有所帮助❤️，如果喜欢请给个star🌟
☆184Aug 3, 2026Updated this week
Alternatives and similar repositories for ic-guide
Users that are interested in ic-guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆87Apr 6, 2026Updated 3 months ago
- 微电子和集成电路自学指南☆102Jul 23, 2026Updated last week
- A RTL Synthesizer that can convert Verilog HDL into transistor-level netlist which can be simulated by Spice☆13Jan 4, 2025Updated last year
- GitHub 账号被 flag / hidden 自救手册：面向中国大陆开发者的申诉流程、SMS验证问题解决方案与真实案例档案 | 中文解封指南 如果这份文档对您有帮助的话，阔不阔以留一个star~(￣▽￣)~*☆19Jun 21, 2026Updated last month
- Contests☆20Jul 28, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆20May 8, 2025Updated last year
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 3 years ago
- 复旦大学计算机入门指南☆54Dec 2, 2025Updated 8 months ago
- Reinforcement learning assisted analog layout design flow.☆29Jun 17, 2024Updated 2 years ago
- 🔬 ChipSeeker: The Ultimate IC Design Paper Search Engine☆28Jul 25, 2026Updated last week
- Tiny Tapeout Demo board for TT01, 02 & 03☆11Apr 15, 2024Updated 2 years ago
- 太原理工大学先进计算机系统研究实验室（“一生一芯”工作室）辅助教学使用的前置知识讲义☆16Jul 23, 2026Updated last week
- Process for training tflite-model-maker June 2023☆11Jul 10, 2023Updated 3 years ago
- PYNQ for Zybo board☆15Jan 30, 2026Updated 6 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 定时检测新版教务系统中的成绩，用QQ邮箱SMTP服务推送成绩更新到学邮。☆17Jul 6, 2026Updated 3 weeks ago
- ☆41Oct 21, 2025Updated 9 months ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- Official website for Jiachen Project (甲辰计划).☆66Jul 25, 2026Updated last week
- Agent skill for simulating gmoverid characteristics and gmoverid-based design☆118Jul 7, 2026Updated 3 weeks ago
- COFFA: A Co-Design Framework for Fused-Grained Reconfigurable Archietcture☆15Apr 7, 2026Updated 3 months ago
- Taiwei-3D-Flow☆57Updated this week
- Self-study repository, serves as a comprehensive archive of my journey through UC Berkeley's CS61C 2024 Fall (Computer Architecture) cour…☆40Nov 16, 2025Updated 8 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18May 8, 2025Updated last year
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Paradox Game data file parser☆12Aug 7, 2020Updated 5 years ago
- MLIR-based Compiler for CGRA SoC☆17Jul 26, 2026Updated last week
- Embedded Development Framework for ECOS SoC Chip.☆17Jul 20, 2026Updated 2 weeks ago
- Notes taken during my bachelor's studies☆254Jun 14, 2026Updated last month
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆15Jun 25, 2025Updated last year
- ☆13Apr 22, 2021Updated 5 years ago
- Aztec code generator in Python☆12Apr 12, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Apr 16, 2024Updated 2 years ago
- Design of LDO using open source SKY130PDK☆17Aug 24, 2024Updated last year
- video stream scaler based on FPGA and verilog☆19Mar 28, 2024Updated 2 years ago
- EDA claws for analog/digital circuits and device design☆50Updated this week
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆26Jun 30, 2025Updated last year
- blogs about Coimpiler & Virtual Machine☆12Jun 15, 2025Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago