A tiny Verilog CNN accelerator for the Tang Nano 20K. Features INT8 quantized weights, a streaming MAC array, and full on-chip MNIST inference.
☆17May 26, 2026Updated 4 months ago
Alternatives and similar repositories for cnn_chip
Users that are interested in cnn_chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Jan 13, 2026Updated 8 months ago
- ☆26Oct 6, 2025Updated last year
- An small in-order, decoupled frontend-backend, pipeline CPU which implements RV32I_Zicsr and boots FreeRTOS.☆22May 27, 2026Updated 4 months ago
- Delta Attention Residuals - supplementary code and pretrained models☆43Sep 26, 2026Updated 2 weeks ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆11Jul 28, 2021Updated 5 years ago
- A collection of papers about physically-based animation for deformable bodies☆13Feb 16, 2022Updated 4 years ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- -☆11Nov 21, 2020Updated 5 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- A toy x86 disassembler and x86 style toy chip☆15Dec 30, 2011Updated 14 years ago
- ☆14May 28, 2023Updated 3 years ago
- C语言 矩阵的逆、矩阵乘法、矩阵行列式、矩阵转置/matrix inverse, matrix multiplication, matrix determination, matrix transpose☆10Dec 14, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- ☆17Mar 18, 2026Updated 6 months ago
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 3 months ago
- CUDA C simple application for Nvidia's GPU☆11Jun 7, 2022Updated 4 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- ☆11Dec 11, 2017Updated 8 years ago
- PolEval 2021 Task 1☆15Jun 28, 2022Updated 4 years ago
- Application for the Velodyne 3D Scanner - Point Cloud Simplifier, Meshing and Floor detection☆13Jan 15, 2014Updated 12 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 4 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago