BreizhGeek / wavedrompy
☆20Updated this week
Related projects: ⓘ
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- VHDL dependency analyzer☆21Updated 4 years ago
- Cross EDA Abstraction and Automation☆33Updated last week
- A padring generator for ASICs☆22Updated last year
- VHDLproc is a VHDL preprocessor☆25Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- ☆22Updated 11 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- 🕒 Static Timing Analysis diagram renderer☆11Updated 9 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆40Updated 2 years ago
- Provides automation scripts for building BFMs☆15Updated 2 years ago
- A VHDL Core Library.☆17Updated 7 years ago
- VHDL related news.☆24Updated this week
- ☆11Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 6 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆28Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆45Updated 3 months ago
- Xilinx Unisim Library in Verilog☆68Updated 4 years ago
- Virtual development board for HDL design☆38Updated last year
- VHDL plugin for RgGen☆11Updated 3 months ago
- Library of reusable VHDL components☆25Updated 6 months ago
- FuseSoc Verification Automation☆21Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 2 months ago
- 👾 Design ∪ Hardware☆72Updated 11 months ago
- ☆35Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆48Updated 8 months ago
- ☆15Updated last year
- SVA examples and demonstration☆16Updated 4 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆12Updated last year