📚 计算机体系结构与C++书籍收集(持续更新)
☆498Nov 30, 2022Updated 3 years ago
Alternatives and similar repositories for ComputerArchitectureAndCppBooks
Users that are interested in ComputerArchitectureAndCppBooks are comparing it to the libraries listed below
Sorting:
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆31Aug 28, 2025Updated 6 months ago
- ☆17May 9, 2022Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆110Apr 28, 2025Updated 10 months ago
- To better understand the ggml library☆28Jun 13, 2025Updated 8 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Translation of C++ Core Guidelines [https://github.com/isocpp/CppCoreGuidelines] into Simplified Chinese.☆2,531Dec 22, 2025Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 9 months ago
- 《C++新经典：对象模型》笔记☆25Mar 26, 2022Updated 3 years ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- Ril Daemon for cellular module☆10Aug 7, 2022Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- SGI-STL源码下载 + 个人注释☆31Mar 16, 2023Updated 2 years ago
- ☆23Jun 11, 2025Updated 8 months ago
- DUTH RISC-V Microprocessor☆24Dec 4, 2024Updated last year
- 《The C++ Standard Library》的非专业个人翻译☆63May 8, 2024Updated last year
- classic books of computer science!☆1,904May 29, 2024Updated last year
- 《Learn LLVM 17》的非专业个人翻译☆156Sep 3, 2024Updated last year
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- 📚LeetCUDA: Modern CUDA Learn Notes with PyTorch for Beginners🐑, 200+ CUDA Kernels, Tensor Cores, HGEMM, FA-2 MMA.🎉☆9,815Feb 25, 2026Updated last week
- how to optimize some algorithm in cuda.☆2,841Feb 28, 2026Updated last week
- C++ Generative Metaprogramming☆172Jan 13, 2025Updated last year
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 11 months ago
- C++20 STL Cookbook☆618Sep 13, 2024Updated last year
- 《Effective Modern C++》- 完成翻译☆8,820Nov 14, 2025Updated 3 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- 《C++ Templates The Complete Guide - second edition》的非专业个人翻译☆323Dec 28, 2022Updated 3 years ago
- ☆13May 8, 2025Updated 9 months ago
- 关于C++的稍微高级点的部分，包括CGI通用网关编程、STL容器和算法、lambda表达式、多线程和信号，后期将不断更新内容，加入更多readme。☆12Jul 2, 2018Updated 7 years ago