Alternatives and similar repositories for Spoiler

Users that are interested in Spoiler are comparing it to the libraries listed below

• isec-tugraz / flipfloyd
  Tools for "Another Flip in the Wall"
  ☆38Updated 6 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆52Updated 5 years ago
• DanGe42 / flush-reload
  [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack
  ☆62Updated 7 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆50Updated 3 years ago
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆103Updated 4 years ago
• Secure-AI-Systems-Group / Mastik
  GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/
  ☆39Updated 5 years ago
• flowyroll / uarchsec
  ☆44Updated 6 years ago
• vusec / xlate
  Code to evaluate XLATE attacks as well existing cache attacks.
  ☆31Updated 6 years ago
• 0x5ec1ab / rowhammer_armv8
  Trigger the rowhammer bug on ARMv8
  ☆32Updated 6 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 2 years ago
• m1ghtym0 / sgx-timing
  First practical showcase for leaking secret encryption keys from a secure SGX enclave.
  ☆20Updated 8 years ago
• nagnagnet / PrimeProbe
  ☆18Updated 6 years ago
• jcb82 / aes_cache
  Research code to perform AES timing attacks circa 2006
  ☆15Updated 11 years ago
• defuse / flush-reload-attacks
  ☆188Updated 11 months ago
• vusec / tlbkit
  some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.
  ☆14Updated 5 years ago
• isec-tugraz / cache_template_attacks
  This repository contains several tools to perform Cache Template Attacks
  ☆150Updated last year
• danpage / mascab
  MASCAB: a Micro-Architectural Side-Channel Attack Bibliography
  ☆41Updated 6 years ago
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆34Updated 4 years ago
• isec-tugraz / flush_flush
  This repository contains examples of Flush+Flush cache attacks
  ☆163Updated 3 years ago
• vusec / hammertime
  ☆149Updated 6 years ago
• gregvish / l1tf-poc
  L1TF (Foreshadow) VM guest to host memory read PoC
  ☆111Updated 6 years ago
• saiteja-talluri / Microarchitectural-attacks
  Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.
  ☆10Updated 5 years ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆57Updated 3 years ago
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆41Updated 3 years ago
• vernamlab / CacheZoom
  ☆16Updated 7 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆15Updated 5 years ago
• gkaindl / meltdown-poc
  A quick PoC to try out the "meltdown" timing attack.
  ☆154Updated 7 years ago
• HexHive / SMoTherSpectre
  Proof-of-concept code for the SMoTherSpectre exploit.
  ☆75Updated 5 years ago
• heartever / primeprobe
  prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave
  ☆15Updated 6 years ago
• ningzhenyu / nailgun
  Nailgun attack on ARM devices.
  ☆165Updated 4 years ago