A copy from of ARM Benchmark tools souce code: lmbench dhrystone fhourstones Linpack whetstone.
☆38Feb 25, 2014Updated 12 years ago
Alternatives and similar repositories for ARM_BenchMark
Users that are interested in ARM_BenchMark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Measure instruction latency and throughput☆31Sep 2, 2025Updated 10 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆35Jul 2, 2026Updated last week
- ☆10Nov 1, 2021Updated 4 years ago
- ☆92May 29, 2026Updated last month
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆39Updated this week
- ☆378Jun 8, 2026Updated last month
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- ☆13May 5, 2023Updated 3 years ago
- Proof of Concept of exploit against Spectre Variant 2 Vulnerability☆23May 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆26Oct 8, 2019Updated 6 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 5 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆16May 20, 2019Updated 7 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- ☆19Jul 2, 2026Updated last week
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Memory latency test☆13May 14, 2024Updated 2 years ago
- Platform Level Interrupt Controller☆49May 10, 2024Updated 2 years ago
- coursier CLI launchers☆15Jun 22, 2026Updated 2 weeks ago
- An ultrasonic water flowmeter based on transit-time technique☆17Jul 21, 2021Updated 4 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- Example code for the startKIT developer board☆24Dec 11, 2014Updated 11 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆17Nov 9, 2023Updated 2 years ago
- ☆17Apr 16, 2024Updated 2 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Feb 13, 2021Updated 5 years ago
- ☆15Jun 27, 2024Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 6 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 8 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Updated this week