⚙Hardware Synthesis Laboratory Using Verilog
☆40May 10, 2020Updated 6 years ago
Alternatives and similar repositories for HW-Syn-Lab
Users that are interested in HW-Syn-Lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NLP @chula 2021☆63May 1, 2021Updated 5 years ago
- 👻 Simple Undertale-like game on Basys3 FPGA written in Verilog☆16Jul 3, 2020Updated 6 years ago
- Repo for 2110211 Introduction to Data Structure☆52Feb 20, 2024Updated 2 years ago
- Repository for 2020 Computer Vision Class @ Chulalongkorn University☆15Apr 19, 2021Updated 5 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NLP at Chulalongkorn University 2020☆18Apr 20, 2020Updated 6 years ago
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆15Jan 5, 2025Updated last year
- A course registration planning application for CU students☆93Updated this week
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆12Jun 11, 2024Updated 2 years ago
- ☆11Mar 30, 2022Updated 4 years ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆18Sep 30, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆13May 27, 2020Updated 6 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- A very minimal game with a player, enemies, and a goal (that's it!)☆21Sep 20, 2019Updated 6 years ago
- Original source code for CU Writer ( ซียูไรเตอร์ / เวิร์ดจุฬา ) 1.41☆38Mar 24, 2025Updated last year
- CUDA optimized Path Tracer☆10Dec 23, 2018Updated 7 years ago
- ☆11May 10, 2019Updated 7 years ago
- รวบรวมทุกแอคเค้าท์ Twitter, Facebook และ Instagram ของสลิ่มที่น่ าติดตาม คุยด้วยเหตุและผล☆12Nov 5, 2020Updated 5 years ago
- Driver for Microchip Technology Inc. 23LC (23LCV) SPI SRAM chips for AVR, SAM3X (Due), and SAM M0+ (SAMD, SAML, SAMC) microcontrollers on…☆14Nov 26, 2019Updated 6 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- มุขแป๊ก ๆ ที่เพื่อนคุณยังจะเอามาเล่น...☆13Sep 18, 2025Updated 11 months ago
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated 6 months ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Share your member card without hassle☆11Updated this week
- This project is for team #8 qiskit-camp asia 2019☆10Nov 21, 2019Updated 6 years ago
- ☆15May 2, 2024Updated 2 years ago
- 16-colour VGA display on Raspberry Pico for analogue VGA monitor and digital LCD panel, with resolution 640x480/16 colors.☆17Dec 28, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Random Network Topology Generator☆24Jun 3, 2021Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆16Jul 7, 2026Updated last month
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- ☆16Dec 22, 2022Updated 3 years ago