Alternatives and similar repositories for riscv-step-by-step:

Users that are interested in riscv-step-by-step are comparing it to the libraries listed below

• nekomaru0510 / Violet
  ☆13Updated last week
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆19Updated 4 months ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 4 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 2 months ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆28Updated 6 months ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆102Updated 3 weeks ago
• ryuz / jelly
  Original FPGA platform
  ☆57Updated this week
• shioyadan / advanced-computer-organization
  ☆155Updated 5 months ago
• VLSI-JP / VLSI-JP.github.io
  ☆21Updated last week
• cpu-dev / cpu-dev.github.io
  ☆15Updated 4 years ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 7 months ago
• onikiri / onikiri2
  ☆39Updated 5 months ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• iwatake2222 / DeviceDriverLesson
  組み込みLinuxデバイスドライバの実装方法
  ☆62Updated 7 years ago
• chadyuu / riscv-chisel-book
  ☆224Updated last year
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆151Updated 3 months ago
• Taiki-azrs / RaspiGPGPU_guide
  「Raspberry Pi GPGPU入門」のリポジトリ
  ☆23Updated 3 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation.
  ☆50Updated last week
• tokuden / NahiViva
  Vivadoの操作を自動化する
  ☆13Updated 4 years ago
• riscv-admin / ai-ml
  AI-ML-NLP Task Group
  ☆12Updated last year
• dtc-work / Qumico
  ☆37Updated 2 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆101Updated 3 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• rits-drsl / ZybotR2-96-fpt19
  An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
  ☆17Updated 4 years ago
• lp6m / VexRiscv_Ultra96
  Implementation VexRiscv on ultra96
  ☆11Updated 2 years ago