Alternatives and similar repositories for riscv-step-by-step

Users that are interested in riscv-step-by-step are comparing it to the libraries listed below

• nekomaru0510 / Violet
  ☆14Updated 2 months ago
• ryuz / jelly
  Original FPGA platform
  ☆65Updated this week
• onikiri / onikiri2
  ☆39Updated 9 months ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆158Updated 6 months ago
• shioyadan / advanced-computer-organization
  ☆162Updated 9 months ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆105Updated 4 months ago
• fixstars / dnn-kernel-fpga
  A project for self-implementation of deep learning on FPGAs
  ☆18Updated 4 years ago
• chadyuu / riscv-chisel-book
  ☆232Updated 2 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆44Updated this week
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated last month
• Taiki-azrs / RaspiGPGPU_guide
  「Raspberry Pi GPGPU入門」のリポジトリ
  ☆23Updated 3 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 10 months ago
• tokuden / NahiViva
  Vivadoの操作を自動化する
  ☆13Updated 4 years ago
• rits-drsl / ZybotR2-96-fpt19
  An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
  ☆17Updated 4 years ago
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated 10 months ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• iwatake2222 / DeviceDriverLesson
  組み込みLinuxデバイスドライバの実装方法
  ☆65Updated 7 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆22Updated 7 months ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated 9 months ago
• cpu-dev / cpu-dev.github.io
  ☆15Updated 5 years ago
• HirokiNakahara / FPGA_lecture
  Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.
  ☆28Updated 4 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• chisel-jp / chisel-book
  Digital Design with Chisel
  ☆10Updated 3 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• SiLeader / argparse
  Python like C++ Argument parser
  ☆17Updated 5 years ago
• lp6m / VexRiscv_Ultra96
  Implementation VexRiscv on ultra96
  ☆12Updated 3 years ago