FPGA verilog and firmware for TKey, the flexible and open USB security key π
β437Jun 26, 2026Updated last week
Alternatives and similar repositories for tillitis-key1
Users that are interested in tillitis-key1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vendor signing and user verification of TKey genuinenessβ44Jun 16, 2026Updated 2 weeks ago
- The source to the Developer Handbook for TKey.β15Apr 17, 2026Updated 2 months ago
- The code for an FPGA softcore comparisonβ11Jun 21, 2020Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architectureβ19Nov 16, 2023Updated 2 years ago
- A simple, modern and secure encryption tool (and Go library) with small explicit keys, no config options, and UNIX-style composability.β19Feb 28, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting β’ AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Solo 1 firmware in Cβ2,377Nov 13, 2022Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>β¦β98May 8, 2026Updated last month
- Verilog implementation of the 32-bit version of the Blake2 hash functionβ22Dec 17, 2025Updated 6 months ago
- A list of mainboards with their status of BootGuard. See https://felixsinger.github.io/bootguard-statusβ32Feb 3, 2026Updated 5 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentationβ45Jun 16, 2026Updated 2 weeks ago
- EFI configuration for slaxβ19Feb 24, 2020Updated 6 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 featuresβ32Jan 30, 2025Updated last year
- OpenTitan: Open source silicon root of trustβ3,502Updated this week
- System76 Open Source Embedded Controllerβ371Jun 9, 2026Updated 3 weeks ago
- Simple, predictable pricing with DigitalOcean hosting β’ AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Modern Cryptographic Firmwareβ490Jun 24, 2026Updated last week
- ECP5 FPGA DEV BOARDβ10Apr 19, 2021Updated 5 years ago
- Simple 6502 system on a ULX3S FPGA boardβ19Feb 26, 2020Updated 6 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulationβ14Jun 18, 2026Updated 2 weeks ago
- A GUI application for managing Solo v2 security keysβ11Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and toolsβ43Mar 7, 2024Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workβ¦β10Jan 13, 2022Updated 4 years ago
- Betrusted embedded controller (UP5K)β49Dec 22, 2023Updated 2 years ago
- β15Sep 13, 2024Updated last year
- End-to-end encrypted email - Proton Mail β’ AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)β17Dec 24, 2020Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)β15Oct 26, 2022Updated 3 years ago
- SystemVerilog synthesis toolβ234Mar 10, 2025Updated last year
- A VHDL Core Library.β18Mar 29, 2017Updated 9 years ago
- Build your hardware, easily!β3,969Jun 29, 2026Updated last week
- Scots Army Knife for electronicsβ2,169Updated this week
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilitiesβ147Jun 16, 2026Updated 2 weeks ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpgaβ17Apr 7, 2026Updated 2 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releasesβ21Nov 2, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean β’ AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Raspberry Pico powered Xilinx Virtual Cable - Xilinx JTAG Cable! This is now quite fast, thanks to tom01h! We also support JTAG + serial β¦β490Jun 27, 2026Updated last week
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmwareβ13Aug 24, 2020Updated 5 years ago
- Solo 2 firmware in Rustβ677Jun 23, 2026Updated last week
- Utility to copy BIOS data from one ASUS BIOS image file to anotherβ27Apr 21, 2014Updated 12 years ago
- FPGA Tetris written in Verilogβ15Apr 26, 2018Updated 8 years ago
- Converged Security Suite for Intel & AMD platform security featuresβ74Jun 21, 2026Updated 2 weeks ago
- VHDL simulation model for PADAUK PDK microcontrollersβ22May 20, 2020Updated 6 years ago