Intelligent-Computing-Lab-Yale / SATALinks
An energy simulation framework for BPTT-based SNN inference and training.
☆16Updated last year
Alternatives and similar repositories for SATA
Users that are interested in SATA are comparing it to the libraries listed below
Sorting:
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆27Updated 8 months ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆13Updated last year
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- I will share some useful or interesting papers about neuromorphic processor☆25Updated 4 months ago
- ☆33Updated last year
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆11Updated 2 months ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- ☆17Updated 4 years ago
- NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)☆12Updated 2 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆29Updated 4 months ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Updated 4 years ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆15Updated 6 months ago
- [NeurIPS 2024] Advancing Training Efficiency of Deep Spiking Neural Networks through Rate-based Backpropagation☆16Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 4 years ago
- STBP is a way to train SNN with datasets by Backward propagation.Using this Repositories allows you to train SNNS with STBP and quantize …☆28Updated 3 years ago
- bitfusion verilog implementation☆8Updated 3 years ago
- ☆19Updated 4 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆16Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- ☆12Updated 3 years ago
- SNN on FPGA☆10Updated 3 years ago
- Neural Architecture Search for Spiking Neural Networks, ECCV2022☆67Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- [ICASSP2022] RATE CODING OR DIRECT CODING: WHICH ONE IS BETTER FOR ACCURATE, ROBUST, and ENERGY-EFFICIENT SPIKING NEURAL NETWORKS☆19Updated last year
- From Pytorch model to C++ for Vitis HLS☆16Updated last week
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- ☆17Updated 2 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆13Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago