sscs-ose / sscs-ose-chipathon.github.io
☆65Updated this week
Related projects: ⓘ
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆125Updated 2 weeks ago
- A python3 gm/ID starter kit☆36Updated last week
- Circuit Automatic Characterization Engine☆42Updated 2 weeks ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆52Updated 3 weeks ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆45Updated 5 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆97Updated 6 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆46Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆56Updated this week
- Learning to do things with the Skywater 130nm process☆71Updated 3 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆19Updated 3 months ago
- Solve one design problem each day for a month☆37Updated last year
- PLL Designs on Skywater 130nm MPW☆19Updated 9 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- Advanced integrated circuits 2023☆28Updated 6 months ago
- ☆49Updated 10 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆41Updated 3 years ago
- ☆35Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆68Updated 3 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆29Updated last year
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆10Updated 2 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆25Updated 7 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- ☆73Updated last year
- Design of LDO using open source SKY130PDK☆9Updated 3 weeks ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆58Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆36Updated 2 months ago
- Verilog-A simulation models☆49Updated 3 weeks ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 7 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆53Updated last year