Designing Full Chip from IEEE Paper using AI in SKY130
☆45Jul 4, 2026Updated 4 months ago
Alternatives and similar repositories for Paper-to-Chip
Users that are interested in Paper-to-Chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆43May 22, 2026Updated 5 months ago
- Testfield: T593☆15Apr 27, 2026Updated 6 months ago
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- ☆41Updated this week
- KianV GF180 ASIC runs ulinux, linux and XV6☆17Jan 15, 2026Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- For mosbius.org website☆36Oct 11, 2026Updated last month
- Port of ciccreator to Python☆23Updated this week
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆14Updated this week
- GUI for gds2palace RFIC FEM simulation worklow☆35Updated this week
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated 2 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a Vivado project to create an IoT device with ZYBO (Zynq).☆13Jan 18, 2018Updated 8 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Turbo coder and decoder☆13Oct 11, 2023Updated 3 years ago
- Python package for design and simulation of RF phase-locked loops☆15Apr 23, 2022Updated 4 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- Project template for wafer.space MPW runs using the gf180mcu PDK☆62Oct 20, 2026Updated 3 weeks ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- (CVPR'26) Gradient-free Layer Selection for Efficient Training of Deep Neural Networks☆12Mar 23, 2026Updated 7 months ago
- Official source code for the paper "Neglected Free Lunch from Post-training: Progress Advantage for LLM Agents"☆13Oct 3, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- scraps: SuperConducting Resonator Analysis and Plotting Software☆19Jan 21, 2024Updated 2 years ago
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- ☆11Feb 25, 2023Updated 3 years ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- Custom IC Design Platform☆125Updated this week
- ☆177Oct 30, 2026Updated last week
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆20Apr 2, 2026Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated 4 months ago
- ☆14Dec 9, 2025Updated 11 months ago
- CheesecakeOS for Raspberry Pi Volume 0: Booting, Processes, and Virtual Memory☆12Aug 2, 2021Updated 5 years ago
- ☆65Jul 11, 2025Updated last year
- My blog — https://twilco.github.io☆13Apr 26, 2026Updated 6 months ago
- M3D routing challenge: a reproducible EDA routing benchmark for a simplified monolithic-3D stack (generator, checker, scorer, baseline, v…☆51Oct 20, 2026Updated 3 weeks ago
Are these results useful?