Alternatives and similar repositories for arm2riscv

Users that are interested in arm2riscv are comparing it to the libraries listed below

• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• binary-translation / lasagne-proofs
  Architecture mapping proofs written in Agda for the paper "Lasagne: A Static Binary Translator for Weak Memory Model Architectures"
  ☆13Updated 3 years ago
• intel / intel-sdsi
  ☆48Updated 6 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆185Updated last week
• llvm / mlir-www
  ☆76Updated this week
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 weeks ago
• Lichtso / riscv-llvm-templates
  Code templates to get started experimenting with the RISC-V LLVM toolchain
  ☆14Updated 6 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆36Updated this week
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆98Updated 2 years ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆39Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆97Updated 6 months ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• rtfb / riscv-hobby-os
  ☆28Updated 10 months ago
• intel / thin-layout-optimizer
  ☆56Updated 8 months ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 10 months ago
• hrw / arm-socs-table
  Table of ARM SoC and their features
  ☆53Updated last month
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• intel / vc-intrinsics
  ☆56Updated last month
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆52Updated 3 weeks ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆55Updated 3 years ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆33Updated last month
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆63Updated 3 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆46Updated last year
• freeCompilerCamp / freecompilercamp.github.io
  The website for freeCompilerCamp's classroom tutorials, using Github Pages.
  ☆32Updated 3 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago