hrw / arm-socs-table

Related projects ⓘ

Alternatives and complementary repositories for arm-socs-table

• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆32Updated 9 months ago
• shacron / sled
  Sled System Emulator
  ☆28Updated last week
• riscv-non-isa / riscv-uefi
  ☆24Updated 2 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆97Updated 2 years ago
• riscv-admin / riscv-uefi-edk2-docs
  Documentation and status of UEFI on RISC-V
  ☆53Updated 3 years ago
• librerpi / lk
  LK embedded kernel
  ☆24Updated last week
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆34Updated last year
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 2 years ago
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆40Updated this week
• dougallj / asil
  ☆24Updated 5 months ago
• eigenform / lamina
  Microbenchmarking experiments on Zen 2 machines
  ☆15Updated 2 years ago
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆44Updated 10 months ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆49Updated last week
• intel / intel-sdsi
  ☆48Updated this week
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆54Updated this week
• nfinit / ansibench
  A selection of ANSI C benchmarks and programs useful as benchmarks
  ☆77Updated 3 months ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆48Updated last week
• intel / rv-brs-test-suite
  The RV BRS test suite checks for compliance against the RVI Boot and Runtime Service specification.
  ☆10Updated 3 months ago
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆26Updated 2 months ago
• riscvarchive / riscv-edk2
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆22Updated 2 years ago
• starfive-tech / JH7100_ddrinit
  ☆16Updated 2 years ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆96Updated last year
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆74Updated this week
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 7 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆44Updated 3 weeks ago
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆32Updated 2 weeks ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆39Updated 6 years ago
• starfive-tech / JH7100_Docs
  ☆59Updated 3 years ago
• ardbiesheuvel / X86EmulatorPkg
  ☆64Updated 2 years ago
• intel / FdtBusPkg
  Device Tree-based Platform Device Driver Development for Tiano UEFI
  ☆11Updated 3 weeks ago