Alternatives and similar repositories for bigassm

Users that are interested in bigassm are comparing it to the libraries listed below

• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• intel / intel-sdsi
  ☆48Updated 7 months ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated last month
• popovicu / linux-no-mmu-userspace-example
  ☆41Updated last year
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆38Updated 2 weeks ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆186Updated 3 weeks ago
• q3k / qfc
  Migrated to Codeberg
  ☆18Updated 3 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 10 months ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆50Updated 3 months ago
• hitohira / yokyo
  ☆17Updated 2 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆84Updated 5 years ago
• stevenknown / xgen
  ☆35Updated 3 months ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆39Updated last year
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆38Updated 7 months ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆33Updated 3 weeks ago
• openhwgroup / corev-gcc
  ☆24Updated 10 months ago
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆31Updated this week
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆47Updated 3 years ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆33Updated 2 months ago
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 6 months ago
• sgmarz / riscv_msi
  Message Signaled Interrupts for RISC-V
  ☆25Updated 8 months ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• P3109 / Public
  materials available to the public
  ☆25Updated 6 months ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 3 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year