Alternatives and similar repositories for bigassm

Users that are interested in bigassm are comparing it to the libraries listed below

• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last month
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• intel / intel-sdsi
  ☆48Updated last month
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆48Updated 4 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆48Updated this week
• ssrg-vt / popcorn-compiler
  Popcorn Linux compiler toolchain for heterogeneous-ISA execution
  ☆49Updated last year
• shacron / sled
  Sled System Emulator
  ☆28Updated last month
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆51Updated 4 months ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆66Updated 4 years ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆40Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated last week
• hitohira / yokyo
  ☆17Updated 2 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• jimix / k42
  K42 Kernel
  ☆31Updated 13 years ago
• openhwgroup / corev-gcc
  ☆26Updated last year
• vincenthouyi / LakeOS
  A L4-like micro-kernel OS written in Rust
  ☆66Updated last year
• stevenknown / xgen
  ☆36Updated 2 months ago
• popovicu / linux-no-mmu-userspace-example
  ☆44Updated 2 years ago
• acbits / reftrack-plugin
  GCC plugin for C language that tracks references to allocated objects
  ☆30Updated 7 months ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆63Updated 4 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆82Updated last week
• q3k / qfc
  Migrated to Codeberg
  ☆18Updated 3 years ago
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆119Updated 2 months ago
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• schorrm / arm2riscv
  Arm AArch64 to RISC-V Transpiler
  ☆35Updated 5 years ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆54Updated 5 years ago