Alternatives and similar repositories for bigassm

Users that are interested in bigassm are comparing it to the libraries listed below

• sifiveinc / wake
  The SiFive wake build tool
  ☆92Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆193Updated last month
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆51Updated 5 months ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 3 months ago
• intel / intel-sdsi
  ☆48Updated 2 months ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆55Updated 5 years ago
• rtfb / riscv-hobby-os
  ☆29Updated last year
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆48Updated 4 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated 3 weeks ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆57Updated 4 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆48Updated 3 years ago
• vincenthouyi / LakeOS
  A L4-like micro-kernel OS written in Rust
  ☆67Updated 2 years ago
• ssrg-vt / popcorn-compiler
  Popcorn Linux compiler toolchain for heterogeneous-ISA execution
  ☆49Updated last year
• openhwgroup / corev-gcc
  ☆26Updated last year
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆63Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆40Updated 2 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆50Updated last year
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆63Updated 4 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆45Updated 2 years ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆65Updated 4 years ago
• hitohira / yokyo
  ☆17Updated 2 years ago
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆19Updated 5 years ago
• larkmjc / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆48Updated last month
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆148Updated last year
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆98Updated last year