Alternatives and similar repositories for bigassm:

Users that are interested in bigassm are comparing it to the libraries listed below

• intel / intel-sdsi
  ☆48Updated 3 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆83Updated 5 years ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆51Updated 4 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 2 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆34Updated last month
• popovicu / linux-no-mmu-userspace-example
  ☆39Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆176Updated last week
• hitohira / yokyo
  ☆17Updated last year
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆54Updated 3 years ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆49Updated 2 weeks ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 11 months ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆42Updated 2 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 4 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆208Updated 10 months ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 7 months ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆28Updated this week
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 weeks ago
• sgmarz / riscv_msi
  Message Signaled Interrupts for RISC-V
  ☆24Updated 5 months ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆37Updated last year
• q3k / qfc
  q3k's hardware monorepo
  ☆16Updated 2 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆40Updated 10 months ago
• echtzeit-dev / ez-clang
  C++ REPL for bare-metal embedded devices
  ☆25Updated 2 years ago
• vincenthouyi / LakeOS
  A L4-like micro-kernel OS written in Rust
  ☆60Updated last year
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆55Updated 3 years ago
• gatecat / subprime
  ☆16Updated 3 years ago
• rtfb / riscv-hobby-os
  ☆27Updated 8 months ago
• openhwgroup / corev-gcc
  ☆23Updated 7 months ago
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆35Updated 4 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆69Updated this week
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆31Updated 2 weeks ago