Alternatives and similar repositories for bigassm

Users that are interested in bigassm are comparing it to the libraries listed below

• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 3 weeks ago
• intel / intel-sdsi
  ☆48Updated 10 months ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 4 months ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆50Updated last month
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆45Updated 3 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆65Updated 3 years ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆48Updated 3 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆60Updated 3 years ago
• ssrg-vt / popcorn-compiler
  Popcorn Linux compiler toolchain for heterogeneous-ISA execution
  ☆47Updated last year
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆53Updated 5 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆42Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• stevenknown / xgen
  ☆36Updated last month
• nullpo-head / xv6-mips
  A MIPS port of xv6
  ☆79Updated 9 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆43Updated last week
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆18Updated 4 years ago
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆111Updated 3 weeks ago
• schorrm / arm2riscv
  Arm AArch64 to RISC-V Transpiler
  ☆34Updated 5 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆59Updated this week
• qualcomm / eld
  Embedded Linker
  ☆206Updated this week
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆60Updated 4 years ago
• vincenthouyi / LakeOS
  A L4-like micro-kernel OS written in Rust
  ☆66Updated last year
• rtfb / riscv-hobby-os
  ☆29Updated last year
• moehriegitt / vastringify
  Type-safe Printf in C
  ☆72Updated 8 months ago
• NobodyXu / aspawn
  Asynchronous and more versatile replacement of posix_spawn
  ☆23Updated 4 years ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆39Updated last year
• sgmarz / riscv_msi
  Message Signaled Interrupts for RISC-V
  ☆26Updated last year