Alternatives and similar repositories for bigassm

Users that are interested in bigassm are comparing it to the libraries listed below

• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 weeks ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• intel / intel-sdsi
  ☆48Updated 11 months ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆45Updated last week
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆48Updated 3 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated this week
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆50Updated 2 months ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆53Updated 5 years ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• rtfb / riscv-hobby-os
  ☆29Updated last year
• stevenknown / xgen
  ☆36Updated last month
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• ssrg-vt / popcorn-compiler
  Popcorn Linux compiler toolchain for heterogeneous-ISA execution
  ☆49Updated last year
• q3k / qfc
  Migrated to Codeberg
  ☆18Updated 3 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆61Updated 4 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆74Updated this week
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆19Updated 4 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆46Updated 3 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆61Updated 2 weeks ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆66Updated 4 years ago
• hitohira / yokyo
  ☆17Updated 2 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆60Updated 4 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆109Updated 2 months ago
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆175Updated 8 months ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆40Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• auxoncorp / ferros
  A Rust-based userland which also adds compile-time assurances to seL4 development.
  ☆117Updated 2 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆81Updated last week