Alternatives and similar repositories for bigassm

Users that are interested in bigassm are comparing it to the libraries listed below

• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last month
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• intel / intel-sdsi
  ☆48Updated last week
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆48Updated 3 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆44Updated 2 years ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆51Updated 3 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆47Updated 3 years ago
• ssrg-vt / popcorn-compiler
  Popcorn Linux compiler toolchain for heterogeneous-ISA execution
  ☆49Updated last year
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆53Updated 5 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• nullpo-head / xv6-mips
  A MIPS port of xv6
  ☆79Updated 9 years ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆66Updated 4 years ago
• rtfb / riscv-hobby-os
  ☆29Updated last year
• shacron / sled
  Sled System Emulator
  ☆28Updated 3 weeks ago
• qualcomm / eld
  Embedded Linker
  ☆216Updated this week
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 3 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆48Updated 2 weeks ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆63Updated 4 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated this week
• openhwgroup / corev-gcc
  ☆26Updated last year
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆49Updated last year
• riscvarchive / riscv-musl
  musl libc for RISC-V
  ☆84Updated 6 years ago
• wt / coreboot
  My coreboot work
  ☆23Updated 15 years ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆115Updated last week
• openpower-cores / a2i
  ☆247Updated 3 years ago