Alternatives and similar repositories for bigassm:

Users that are interested in bigassm are comparing it to the libraries listed below

• shacron / sled
  Sled System Emulator
  ☆28Updated last month
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆55Updated 3 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆84Updated 5 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 2 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆184Updated last month
• intel / intel-sdsi
  ☆48Updated 5 months ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 5 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆70Updated last week
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆51Updated 4 years ago
• echtzeit-dev / ez-clang
  C++ REPL for bare-metal embedded devices
  ☆25Updated 2 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆43Updated 2 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆37Updated 2 weeks ago
• openhwgroup / corev-gcc
  ☆23Updated 8 months ago
• popovicu / linux-no-mmu-userspace-example
  ☆39Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 4 months ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆49Updated last month
• q3k / qfc
  q3k's hardware monorepo
  ☆16Updated 3 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆209Updated 11 months ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆96Updated 4 months ago
• hitohira / yokyo
  ☆17Updated last year
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• vincenthouyi / LakeOS
  A L4-like micro-kernel OS written in Rust
  ☆62Updated last year
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆29Updated this week
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• antoniocgj / RISC-V-ALE
  RISC-V Assembly Learning Environment
  ☆21Updated 6 months ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆51Updated last week
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆47Updated last month