Alternatives and similar repositories for bigassm

Users that are interested in bigassm are comparing it to the libraries listed below

• intel / intel-sdsi
  ☆48Updated 8 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆188Updated 2 months ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated this week
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆41Updated last year
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆39Updated this week
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆48Updated 3 years ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆53Updated 5 years ago
• echtzeit-dev / ez-clang
  C++ REPL for bare-metal embedded devices
  ☆25Updated 2 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆220Updated last year
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆50Updated 5 months ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 months ago
• imihajlow / ccpu-cc
  A C11 compiler for the discrete logic computer
  ☆20Updated last year
• stevenknown / xgen
  ☆35Updated 5 months ago
• ssrg-vt / popcorn-compiler
  Popcorn Linux compiler toolchain for heterogeneous-ISA execution
  ☆43Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆111Updated last week
• openhwgroup / corev-gcc
  ☆26Updated 11 months ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆44Updated last year
• qualcomm / eld
  Embedded Linker
  ☆191Updated this week
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆46Updated last year
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆49Updated last week
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• moehriegitt / vastringify
  Type-safe Printf in C
  ☆72Updated 6 months ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆63Updated 3 years ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 2 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆45Updated last year
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year