ruyisdk / support-matrixLinks
RISC-V Board and OS Support Matrix
☆34Updated this week
Alternatives and similar repositories for support-matrix
Users that are interested in support-matrix are comparing it to the libraries listed below
Sorting:
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆99Updated last month
- ☆29Updated 2 months ago
- Yet another Linux Distro for RISC-V!☆65Updated 2 weeks ago
- Official website for Jiachen Project (甲辰计划).☆55Updated 5 months ago
- RuyiSDK Package Manager☆25Updated last week
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆40Updated this week
- Linux kernel stable tree☆30Updated this week
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆39Updated 3 months ago
- ☆65Updated 3 months ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆33Updated 9 months ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆80Updated 3 years ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Buildroot customized for Xuantie™ RISC-V CPU☆44Updated 3 years ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆61Updated 9 months ago
- Nix template for the chisel-based industrial designing flows.☆42Updated last month
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- RISC-V Summit China 2023☆40Updated last year
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆91Updated 8 months ago
- Qemu for Xuantie RISC-V CPU, a generic machine emulator and virtualizer.☆40Updated 5 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- ☆29Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- LicheePi4A info&sdk☆48Updated last year
- Linux kernel source tree☆43Updated 3 months ago
- Apache NuttX RTOS on 64-bit RISC-V Sophgo SG2000 (T-Head C906 / Milk-V Duo S)☆32Updated this week
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆89Updated 2 months ago