NN on FPGA
☆22Jun 10, 2017Updated 9 years ago
Alternatives and similar repositories for fpga-nn
Users that are interested in fpga-nn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AlexForth for 6809 processor☆10Jun 2, 2024Updated 2 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- multi protocol interface tool☆23Aug 29, 2017Updated 9 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- All CPU and MCU documentation in one place☆16Oct 25, 2016Updated 9 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Ballistic Mobility PMIs inside of Sentaurus S-Device☆11May 20, 2020Updated 6 years ago
- Hardware design for the computer formerly known as The Monotron☆19May 1, 2021Updated 5 years ago
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository contains all the materials for the Hackaday Supercon 2019 Pasadena FPGA Badge workshops☆49Dec 7, 2019Updated 6 years ago
- 64 bit fasm tutorials.☆14Oct 13, 2015Updated 10 years ago
- A mixed signal netlist language (pre-alpha)☆62Aug 20, 2018Updated 8 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- ☆18Jul 20, 2022Updated 4 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Repositorio del libro Inteligencia artificial para el Z80☆22Mar 21, 2026Updated 5 months ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- RKQC is a compiler for reversible logic circuitry. The framework has been developed to compile high level circuit descriptions down to "Q…☆17Jul 22, 2016Updated 10 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆17Nov 30, 2022Updated 3 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Apr 25, 2022Updated 4 years ago
- CamelForth Z80☆15Nov 25, 2020Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 4 months ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Curtis VCO schematics & PCB layout☆15May 28, 2022Updated 4 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆15Jan 3, 2022Updated 4 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆17Apr 23, 2018Updated 8 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Oct 7, 2020Updated 5 years ago