sophgocommunity / SG2042-NewsletterLinks
Weekly update for SG2042 ecosystem. RISC-V is inevitable!
☆22Updated 3 months ago
Alternatives and similar repositories for SG2042-Newsletter
Users that are interested in SG2042-Newsletter are comparing it to the libraries listed below
Sorting:
- ☆96Updated 2 months ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆102Updated 6 months ago
- ☆89Updated 2 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆84Updated 3 years ago
- A RISC-V bare metal example☆51Updated 3 years ago
- ☆42Updated 3 years ago
- KVM RISC-V HowTOs☆47Updated 3 years ago
- RISC-V Profiles and Platform Specification☆114Updated 2 years ago
- ☆61Updated 4 years ago
- ☆32Updated this week
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆33Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- Documentation of the RISC-V C API☆77Updated this week
- RISC-V Summit China 2023☆40Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆53Updated 9 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆28Updated last month
- A port of FreeRTOS for the RISC-V ISA☆77Updated 6 years ago
- Trivial RISC-V Linux binary bootloader☆51Updated 4 years ago
- PLIC Specification☆149Updated 2 months ago
- AIA IP compliant with the RISC-V AIA spec☆45Updated 9 months ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- RISC-V Scratchpad☆70Updated 2 years ago
- RISC-V Architecture Profiles☆165Updated last month
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆20Updated 2 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- RISC-V architecture concurrency model litmus tests☆89Updated 5 months ago