Community created parallella projects
☆398Jun 9, 2019Updated 7 years ago
Alternatives and similar repositories for parallella-examples
Users that are interested in parallella-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of various community contributed Parallella board admin scripts and programs☆39Dec 19, 2016Updated 9 years ago
- Official Ubuntu distro for Parallella☆124Sep 30, 2020Updated 6 years ago
- Parallella board design files☆422Feb 12, 2022Updated 4 years ago
- Linux Kernel forked from ADI (with latest ADI HDMI drivers)☆69Sep 15, 2019Updated 7 years ago
- Simple examples showing how to program the Epiphany☆83Oct 3, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An optimized C library for math, parallel processing and data movement☆317Oct 5, 2020Updated 6 years ago
- 300 MHz to 3800 MHz TCVR daughter card for the Parallella board☆18Aug 28, 2014Updated 12 years ago
- Python for the Epiphany co-processor☆84Jun 25, 2020Updated 6 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- Source code form the Parallella Chronicles Blog☆15Jul 25, 2015Updated 11 years ago
- START HERE! FPGA and Linux Development Combined☆24Jan 29, 2017Updated 9 years ago
- Epiphany SDK build scripts (start here!)☆123Sep 26, 2019Updated 7 years ago
- streaming opengl commands over network☆122Jun 22, 2020Updated 6 years ago
- Official U-Boot package for Parallella☆42May 8, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- BSP implementation for the Parallella; the world's smallest supercomputer☆27Apr 3, 2017Updated 9 years ago
- A simple open case for the Parallella board.☆29Feb 11, 2015Updated 11 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Yocto layer to support the Parallella board from Adapteva☆20Oct 20, 2019Updated 6 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 9 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- ☆66Oct 23, 2015Updated 10 years ago
- Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project☆108Jan 10, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Example programs for Parallella☆18Jul 11, 2014Updated 12 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆31Feb 4, 2022Updated 4 years ago
- Sample minimal Vivado project for Parallella FPGA☆46May 15, 2016Updated 10 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- ZPUino HDL implementation☆93Aug 6, 2018Updated 8 years ago
- Ultrasound Project for Emboliedetection☆14Nov 10, 2015Updated 10 years ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆95May 21, 2016Updated 10 years ago
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Jan 30, 2013Updated 13 years ago
- FPGA development platform for high-performance RF and digital design☆32Dec 3, 2015Updated 10 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 11 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 9 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago